







# 2N6449, 2N6450 N-Channel JFET

#### **Features**

- InterFET N0042SY Geometry
- · High Voltage
- Low Input Capacitance: 10pF Maximum
- RoHS Compliant
- SMT, TH, and Bare Die Package options.


### **Applications**

· High Voltage

### Description

The -300V InterFET 2N6449 and 2N6450 are targeted for high voltage applications. The TO-39 package is hermetically sealed and suitable for military applications.

#### **TO-39 Bottom View**





Product Summary

1.000.000							
	Parameters	2N6449 Min	2N6450 Min	Unit			
BV <sub>GSS</sub>	Gate to Source Breakdown Voltage	-300	-200	V			
I <sub>DSS</sub>	Drain to Source Saturation Current	2	2	mA			
V <sub>GS(off)</sub>	Gate to Source Cutoff Voltage	-2	-2	V			
GFS	Forward Transconductance	0.5	0.5	mS			

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
2N6449; 2N6450	Through-Hole	TO-39	Bulk
2N6449COT; 2N6450COT	Chip Orientated Tray (COT Waffle Pack)	СОТ	400/Waffle Pack
2N6449CFT; 2N6450CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack



**Disclaimer:** It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.









## **Electrical Characteristics**

Maximum Ratings (@ T<sub>A</sub> = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
$V_{RGS}$	Reverse Gate Drain Voltage	-300, -200	V
I <sub>FG</sub>	Continuous Forward Gate Current	10	mA
PD	Continuous Device Power Dissipation	800	mW
Р	Power Derating	6.4	mW/°C
Τı	Operating Junction Temperature	-55 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 200	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			2N6449		2N6450		
	Parameters	Conditions	Min	Max	Min	Max	Unit
V <sub>(BR)GSS</sub>	Gate to Source Breakdown Voltage	I <sub>G</sub> = -10μΑ, I <sub>D</sub> = 0Α	-300		-200		٧
V <sub>(BR)GDO</sub>	Gate Drain Breakdown Voltage	I <sub>G</sub> = -10μΑ, I <sub>S</sub> = 0Α	-300		-200		V
I <sub>GSS</sub>	Gate to Source Reverse Current	$V_{GS} = -80V$ , $V_{DS} = 0V$ , $T_A = 25$ °C $V_{GS} = -80V$ , $V_{DS} = 0V$ , $T_A = 150$ °C		-100 -100		-100 -100	nA μA
V <sub>GS(OFF)</sub>	Gate to Source Cutoff Voltage	V <sub>DS</sub> = 30V, I <sub>D</sub> = 4nA	-2	-15	-2	-15	V
I <sub>DSS</sub>	Drain to Source Saturation Current	$V_{GS} = 0V$ , $V_{DS} = 30V$ (Pulsed)	2	10	2	10	mA

**Dynamic Characteristics** (@ TA = 25°C, Unless otherwise specIFNied)

			2N6449		2N6450		
	Parameters	Conditions	Min	Max	Min	Max	Unit
GFS	Forward Transconductance	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, f = 1kHz	0.5	3	0.5	3	mS
Gos	Output Conductance	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, f = 1kHz		100		100	μS
Ciss	Input Capacitance	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, f = 1MHz		10		10	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, f = 1MHz		5		5	pF











# **TO-39 Mechanical and Layout Data**

### **Package Outline Data**



# **Suggested Through-Hole Layout**



- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.42 grams
- Bulk product is shipped in standard ESD shipping material
- 4. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.