9 Supertex inc.



Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number / Package		
BV _{DGS}	(max)	(min)	TO-39		
35V	1.8Ω	1.5A	2N6659		

Features

- ☐ Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{iss} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- □ Complementary N- and P-Channel devices

Applications

Motor	control
 MOLOI	COLLLIO

□ Converters

☐ Amplifiers☐ Switches

☐ Power supply circuits

 Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV _{DS}	
Drain-to-Gate Voltage	BV _{DGS}	
Gate-to-Source Voltage	±40V	
Operating and Storage Temperature	-55°C to +150°C	
Soldering Temperature*	300°C	

^{*}Distance of 1.6 mm from case for 10 seconds.


Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicongate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options

(Note 1)



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	θ _{ja} ∘C/W	θ _{jc} ∘C/W
TO-39	1.4A	3A	6.25	170	20

^{*}I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

(Notes 1 and 2)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	35			٧	$I_D = 10\mu A, V_{GS} = 0$
V _{GS(th)}	Gate Threshold Voltage	0.8		2.0	٧	VGS = VDS, ID = 1mA
IGSS	Gate Body Leakage			100	nA	$V_{GS} = \pm 15V, V_{DS} = 0$
IDSS	Zero Gate Voltage Drain Current			10		V _{GS} = 0, V _{DS} = Max Rating
				500	μΑ	$V_{GS} = 0$, $V_{DS} = 0.8$ Max Rating $T_A = 125^{\circ}C$
^I D(ON)	ON-State Drain Current	1.5			Α	$V_{GS} = -10V$, $V_{DS} \ge 2 V_{DS(ON)}$
R _{DS} (ON)	Static Drain-to-Source ON-State Resistance			5.0 1.8	Ω	$V_{GS} = 5V$, $I_D = 0.3A$
					12	V _{GS} = 10V, I _D = 1A
GFS	Forward Transconductance	170			mυ	$V_{DS} = 24V, I_{D} = 0.5A$
CISS	Input Capacitance			50		
Coss	Common Source Output Capacitance			65	pF	$V_{GS} = 0$, $V_{DS} = 25V$ f = 1MHz
C _{RSS}	Reverse Transfer Capacitance			10		
t(ON)	Turn-ON Time			10		$V_{DD} = 25V$, $I_D = 1A$
t(OFF)	Turn-OFF Time			10	ns	$R_S = 50\Omega$
V _{SD}	Diode Forward Voltage Drop		0.9		٧	I _{SD} =-1.4A, V _{GS} = 0

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit

