## Designer's™ Data Sheet

# **Switchmode Series Ultra-Fast NPN Silicon Power Transistors**


These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

- Switching Regulators
- Inverters
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times

30 ns Inductive Fall Time — 75°C (Typ) 50 ns Inductive Crossover Time — 75°C (Typ) 600 ns Inductive Storage Time — 75°C (Typ)


- Operating Temperature Range –65 to +200°C
- 100°C Performance Specified for:

Reverse—Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents



### 2N6836

15 AMPERE
NPN SILICON
POWER TRANSISTOR
450 VOLTS
175 WATTS



#### **MAXIMUM RATINGS (2)**

Rating	Symbol	Max	Unit
Collector–Emitter Voltage	VCEO(sus)	450	Vdc
Collector–Emitter Voltage	VCEV	850	Vdc
Emitter Base Voltage	V <sub>EB</sub>	6.0	Vdc
Collector Current — Continuous — Peak (1)	IC ICM	15 20	Adc
Base Current — Continuous — Peak (1)	IB IBM	10 15	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C Derate above 25°C	PD	175 100 1.0	Watts W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +200	°C

#### **THERMAL CHARACTERISTICS (2)**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R <sub>0</sub> JC	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8 from Case for 5.0 Seconds	TL	275	°C

- (1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.
- (2) Indicate JEDEC Registered Data.

Designer's and SWITCHMODE are trademarks of Motorola, Inc.

**Designer's Data for "Worst Case" Conditions** — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

	Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERIST	ICS (1)						
Collector–Emitter Sus (I <sub>C</sub> = 100 mA, I <sub>B</sub> =	staining Voltage (Table 2) 0)		V <sub>CEO(sus)</sub>	450*	_	_	Vdc
Collector Cutoff Curre (VCEV = 850 Vdc, (VCEV = 850 Vdc,		00°C)	ICEV	_	_	0.25* 1.5*	mAdc
Collector Cutoff Curre (V <sub>CE</sub> = 850 Vdc, R	ent BE = 50 Ω, T <sub>C</sub> = 100°C)		ICER	_	_	2.5	mAdc
Emitter Cutoff Current (VEB = 6.0 Vdc, IC			IEBO	_	_	1.0*	mAdc
SECOND BREAKDOW	/N		•			•	•
Second Breakdown C	Collector Current with Base F	orward Biased	I <sub>S/b</sub>		See Fig	ure 15*	
Clamped Inductive SC	OA with Base Reverse Biase	ed	RBSOA	See Figure 16			
ON CHARACTERISTIC	CS (1)						
Collector–Emitter Sat (I <sub>C</sub> = 5.0 Adc, I <sub>B</sub> = 10 Ad	0.7 Adc)		VCE(sat)	_ _ _	_ _ _	1.2 2.5* 3.0*	Vdc
Base–Emitter Saturat (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 10 Adc,	-		V <sub>BE(sat)</sub>	=	_	1.5* 1.5	Vdc
DC Current Gain (IC = 10 Adc, VCE = 5.0 Vdc) (IC = 15 Adc, VCE = 5.0 Vdc)		hFE	8.0* 5.0	=	30* —	_	
DYNAMIC CHARACTE	RISTICS (2)		•			•	•
Current Gain — Band (V <sub>CE</sub> = 10 Vdc, I <sub>C</sub>	lwidth Product = 0.25 Adc, f <sub>test</sub> = 10 MHz)		fτ	10*	_	75*	MHz
Output Capacitance (VCB = 10 Vdc, IE	= 0, f <sub>test</sub> = 1.0 kHz)		C <sub>ob</sub>	50*	_	400*	pF
SWITCHING CHARAC	TERISTICS						
Resistive Load (Tab	le 1)						
Delay Time			t <sub>d</sub>	_	20	100*	ns
Rise Time	(I <sub>C</sub> = 10 Adc,	(I <sub>B2</sub> = 2.6 Adc,	t <sub>r</sub>	_	200	500*	
Storage Time	V <sub>CC</sub> = 250 Vdc, I <sub>B1</sub> = 1.0 Adc,	$R_{B2} = 1.6 \Omega$ )	t <sub>s</sub>	_	1200	3000*	
Fall Time	- IB1 = 1.0 Adc, PW = 30 μs,		tf	_	200	250*	]
Storage Time	Duty Cycle ≤ 2.0%)	•	t <sub>S</sub>	_	650		
Fall Time		$(V_{BE(off)} = 5.0 \text{ Vdc})$		_	80	_	1
Inductive Load (Tab	le 2)	•			•	•	
Storage Time	(I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = 1.0 Adc, V <sub>BE</sub> (off) = 5.0 Vdc, V <sub>CE</sub> (pk) = 400 Vdc)		t <sub>sv</sub>	_	800	1500*	ns
Fall Time		(T <sub>C</sub> = 100°C)	t <sub>fi</sub>	_	50	150*	]
Crossover Time			t <sub>c</sub>	_	90	200*	1
Storage Time			t <sub>sv</sub>	_	1050	<u> </u>	1
Fall Time		(T <sub>C</sub> = 150°C)	tfi	_	70	_	1
Crossover Time	1		t <sub>c</sub>	_	120	_	1

<sup>(1)</sup> Pulse Test: PW ± 300 μs, Duty Cycle ≤ 2%.
(2) f<sub>T</sub> = |she| f<sub>test</sub>.
\* Indicates JEDEC Registered Limit.

#### TYPICAL STATIC CHARACTERISTICS




Figure 1. DC Current Gain




Figure 2. Collector Saturation Region




Figure 3. Collector-Emitter Saturation Voltage




Figure 4. Base-Emitter Voltage




Figure 5. Collector Cutoff Region




Figure 6. Capacitance

#### TYPICAL DYNAMIC CHARACTERISTICS




Figure 7. Storage Time




Figure 8. Storage Time




Figure 9. Collector Current Fall Time




Figure 10. Collector Current Fall Time




Figure 11. Crossover Time




Figure 12. Crossover Time




Figure 13. Inductive Switching Measurements




Figure 14. Peak Reverse Base Current

#### **GUARANTEED SAFE OPERATING AREA LIMITS**




Figure 15. Maximum Forward Bias Safe Operating Area




Figure 16. Maximum Reverse Bias Safe Operating Area

#### SAFE OPERATING AREA INFORMATION

#### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC – VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

T<sub>J</sub>(pk) may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce the power

that can be handled to values less than the limitations imposed by second breakdown.

#### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn—off, in most cases, with the base—to—emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage—current condition allowable during reverse biased turn—off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.





Figure 17. Thermal Response 100 SECOND BREAKDOWN **DERATING** 80 POWER DERATING FACTOR (%) 60 40 THERMAL DERATING 20 0 40 120 0 80 200 TC, CASE TEMPERATURE (°C)


Table 1. Resistive Load Switching

Figure 18. Power Derating




\*NOTE: Adjust – V to obtain desired  $V_{\mbox{\footnotesize{BE(off)}}}$  at Point A.

Table 2. Inductive Load Switching




#### TYPICAL INDUCTIVE SWITCHING WAVEFORMS


I<sub>C(pk)</sub> = 10 Amps I<sub>B1</sub> = 1.0 Amp VBE(off) = 5.0 Volts VCE(pk) = 400 Volts T<sub>C</sub> = 25°C Time Base = 100 ns/cm



I<sub>C(pk)</sub> = 10 Amps I<sub>B1</sub> = 1.0 Amp VBE(off) = 5.0 Volts VCE(pk) = 400 Volts T<sub>C</sub> = 25°C Time Base = 20 ns/cm



#### PACKAGE DIMENSIONS



- OLES.

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. ALL RULES AND NOTES ASSOCIATED WITH

- REFERENCED TO-204AA OUTLINE SHALL APPLY.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
A	1.550 REF		39.37 REF		
В		1.050		26.67	
С	0.250	0.335	6.35	8.51	
D	0.038	0.043	0.97	1.09	
Е	0.055	0.070	1.40	1.77	
G	0.430 BSC		10.92 BSC		
Н	0.215 BSC		5.46 BSC		
K	0.440	0.480	11.18	12.19	
L	0.665	BSC	16.89 BSC		
N		0.830		21.08	
a	0.151	0.165	3.84	4.19	
2	1.187 BSC		30.15 BSC		
٧	0.131	0.188	3.33	4.77	

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

**CASE 1-07** TO-204AA (TO-3) **ISSUE Z** 

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA / EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



