


N-Channel Enhancement-Mode Transistor


Product Summary

V _{DS} (V)	r _{D(on)} (Ω)	I _D (A)
100	0.065	30

TO-254AA
Hermetic Package

Case Isolated

Top View

Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current ($T_J = 150^\circ\text{C}$)	I _D	30	A
		24	
Pulsed Drain Current	I _{DM}	120	W
Maximum Power Dissipation	P _D	150	
		60	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Lead Temperature (1/16" from case for 10 sec.)	T _L	300	

Thermal Resistance Ratings

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient	R _{thJA}	50	0.83	°C/W
Maximum Junction-to-Case	R _{thJC}			
Case-to-Sink	R _{thCS}	0.2		







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)



Parameter	Symbol	Test Condition	Limit			Unit
			Min	Typ ^a	Max	
Static						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	2.0		4.0	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 80 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			25	μA
		$V_{\text{DS}} = 80 \text{ V}, V_{\text{GS}} = 0 \text{ V}, T_J = 125^\circ\text{C}$			250	
On-State Drain Current ^b	$I_{\text{D}(\text{on})}$	$V_{\text{DS}} = 5 \text{ V}, V_{\text{GS}} = 10 \text{ V}$	30			A
Drain-Source On-State Resistance ^b	$r_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10 \text{ V}, I_D = 24 \text{ A}$		0.053	0.065	Ω
		$V_{\text{GS}} = 10 \text{ V}, I_D = 24 \text{ A}, T_J = 125^\circ\text{C}$		0.08	0.10	
Forward Transconductance ^b	g_{fs}	$V_{\text{DS}} = 15 \text{ V}, I_D = 24 \text{ A}$	9	11	27	S
Dynamic						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0 \text{ V}, V_{\text{DS}} = 25 \text{ V}, f = 1 \text{ MHz}$		2800		pF
Output Capacitance	C_{oss}			1100		
Reverse Transfer Capacitance	C_{rss}			400		
Total Gate Charge ^c	Q_g	$V_{\text{DS}} = 50 \text{ V}, V_{\text{GS}} = 10 \text{ V}, I_D = 30 \text{ A}$		62	125	nC
Gate-Source Charge ^c	Q_{gs}			17	22	
Gate-Drain Charge ^c	Q_{gd}			35	65	
Turn-On Delay Time ^c	$t_{\text{d}(\text{on})}$			15	35	
Rise Time ^c	t_r	$V_{\text{DD}} = 50 \text{ V}, R_L = 1.67 \Omega$ $I_D \cong 30 \text{ A}, V_{\text{GEN}} = 10 \text{ V}, R_G = 2.4 \Omega$		80	150	ns
Turn-Off Delay Time ^c	$t_{\text{d}(\text{off})}$			60	125	
Fall Time ^c	t_f			50	100	
Source-Drain Diode Ratings and Characteristics						
Continuous Current	I_S				30	A
Pulsed Current	I_{SM}				120	
Diode Forward Voltage ^b	V_{SD}	$I_F = 30 \text{ A}, V_{\text{GS}} = 0 \text{ V}$	0.6		1.9	V
Reverse Recovery Time	t_{rr}	$I_F = 30 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		180	400	ns
Reverse Recovery Charge	Q_{rr}			0.6		μC

Notes:

- a. For design aid only; not subject to production testing.
- b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
- c. Independent of operating temperature.

Typical Characteristics (25°C Unless Otherwise Noted)



2N7075**Typical Characteristics (25°C Unless Otherwise Noted)****Thermal Ratings**