


## P-Channel Enhancement-Mode Transistor


## Product Summary

$V_{(BR)DSS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
-200	0.500	-9.5

TO-254AA  
Hermetic Package

Case Isolated

Top View



P-Channel MOSFET

Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$  Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-200	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ )	$I_D$	-9.5	A
		-6.1	
Pulsed Drain Current	$I_{DM}$	-38	
Maximum Power Dissipation	$P_D$	100	W
		40	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Lead Temperature ( $1/16$ " from case for 10 sec.)	$T_L$	300	

## Thermal Resistance Ratings

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient	$R_{thJA}$		50	$^\circ\text{C}/\text{W}$
Maximum Junction-to-Case	$R_{thJC}$		1.25	
Case-to-Sink	$R_{thCS}$	0.2		

Specifications ( $T_J = 25^\circ\text{C}$  Unless Otherwise Noted)







Parameter	Symbol	Test Condition	Limit			Unit
			Min	Typ <sup>a</sup>	Max	
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-200			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-2.0		-4.0	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -160 \text{ V}, V_{GS} = 0 \text{ V}$			-25	$\mu\text{A}$
		$V_{DS} = -160 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^\circ\text{C}$			-250	
On-State Drain Current <sup>b</sup>	$I_{D(\text{on})}$	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}$	-9.5			A
Drain-Source On-State Resistance <sup>b</sup>	$r_{DS(\text{on})}$	$V_{GS} = -10 \text{ V}, I_D = -6.1 \text{ A}$		0.28	0.500	$\Omega$
		$V_{GS} = -10 \text{ V}, I_D = -6.1 \text{ A}, T_J = 125^\circ\text{C}$		0.5	1.0	
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = -15 \text{ V}, I_D = -6.1 \text{ A}$	4.0	4.8		S
<b>Dynamic</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0 \text{ V}, V_{DS} = -25 \text{ V}, f = 1 \text{ MHz}$		1300		pF
Output Capacitance	$C_{oss}$			450		
Reverse Transfer Capacitance	$C_{rss}$			200		
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS} = -100 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -9.5 \text{ A}$		55	75	nC
Gate-Source Charge <sup>c</sup>	$Q_{gs}$			9.0	15	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$			30	45	
Turn-On Delay Time <sup>c</sup>	$t_{d(\text{on})}$			10	25	
Rise Time <sup>c</sup>	$t_r$	$V_{DD} = -100 \text{ V}, R_L = 10.2 \Omega$ $I_D = -9.5 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 4.7 \Omega$		30	50	ns
Turn-Off Delay Time <sup>c</sup>	$t_{d(\text{off})}$			35	80	
Fall Time <sup>c</sup>	$t_f$			16	40	
<b>Source-Drain Diode Ratings and Characteristics</b>						
Continuous Current	$I_S$				-9.5	A
Pulsed Current	$I_{SM}$				-38	
Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$I_F = -9.5 \text{ A}, V_{GS} = 0 \text{ V}$			-2.0	V
Reverse Recovery Time	$t_{rr}$	$I_F = -9.5 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		200		ns
Reverse Recovery Charge	$Q_{rr}$			1.0		$\mu\text{C}$

## Notes:

- a. For design aid only; not subject to production testing.
- b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- c. Independent of operating temperature.



## Typical Characteristics (25°C Unless Otherwise Noted)

Negative signs omitted for clarity.



**Typical Characteristics (25°C Unless Otherwise Noted)**

Negative signs omitted for clarity.

**Thermal Ratings**