

# 2N7104 SERIES

**Siliconix**  
incorporated

## N-Channel Lateral DMOS FETs

The 2N7104 Series of lateral DMOS FETs is designed for high speed switching in audio, video, and high-frequency applications. These devices are designed on the Siliconix DMOS process and utilize lateral construction to achieve low capacitance and ultra-fast switching speeds. For long term reliability this series features a poly-silicon gate, making Siliconix 2N7104 devices the perfect choice for high-performance military applications.

For additional design information please see performance curves DMCB, which are located in Section 7.


## SIMILAR PRODUCTS

- Quad Array, See 2N7116 Series
- SO-14 Array, See SD5400 Series
- Zener Protection, See 2N7105 Series
- SOT-143, See SST211 Series
- Chips, Order 2N710XCHP

PART NUMBER	V <sub>(BR)DS</sub> MAX (V)	r <sub>ds(ON)</sub> MAX (Ω)	C <sub>rss</sub> MAX (pF)	t <sub>ON</sub> MAX (ns)
2N7104	20	70	0.5	2
2N7106	10	70	0.5	2
2N7108	15	70	0.5	2

TO-72

BOTTOM VIEW



- 1 SOURCE
- 2 DRAIN
- 3 GATE
- 4 SUBSTRATE, CASE

## ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT			UNITS	
		2N7104	2N7106	2N7108		
Gate-Source, Gate-Drain Gate-Substrate Voltage	V <sub>GS</sub> , V <sub>GD</sub> , V <sub>GB</sub>	±40	±40	±40	V	
Drain-Source Voltage	V <sub>DS</sub>	30	10	20		
Source-Drain Voltage	V <sub>SD</sub>	10	10	20		
Drain-Substrate Voltage	V <sub>DB</sub>	30	15	25		
Source-Substrate Voltage	V <sub>SB</sub>	15	15	25		
Drain Current	I <sub>D</sub>	50	50	50	mA	
Power Dissipation (T <sub>J</sub> = 25°C)	P <sub>D</sub>	300	300	300	mW	
Power Derating		2.4	2.4	2.4	mW/°C	
Operating Junction Temperature	T <sub>J</sub>	-55 to 150			°C	
Storage Temperature	T <sub>stg</sub>	-65 to 200				
Lead Temperature (1/16" from case for 10 seconds)	T <sub>L</sub>	300				

ELECTRICAL CHARACTERISTICS <sup>1</sup>			LIMITS							
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>2</sup>	2N7104		2N7106		2N7108		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
<b>STATIC</b>										
Drain-Source Breakdown Voltage <sup>3</sup>	V <sub>(BR)DS</sub>	V <sub>GS</sub> = V <sub>BS</sub> = 0 V, I <sub>D</sub> = 10 μA	35	30						V
		V <sub>GS</sub> = V <sub>BS</sub> = -5 V, I <sub>S</sub> = 10 nA	30	10		10		20		
Source-Drain Breakdown Voltage <sup>3</sup>	V <sub>(BR)SD</sub>	V <sub>GD</sub> = V <sub>BD</sub> = -5 V, I <sub>D</sub> = 10 nA	22	10		10		20		
Drain-Substrate Breakdown Voltage <sup>3</sup>	V <sub>(BR)DB</sub>	V <sub>GB</sub> = 0 V I <sub>D</sub> = 10 nA	Source OPEN	35	15		15		25	
Source-Substrate Breakdown Voltage <sup>3</sup>	V <sub>(BR)SB</sub>	V <sub>GB</sub> = 0 V I <sub>S</sub> = 10 μA	Drain OPEN	35	15		15		25	
Drain-Source Leakage	I <sub>DS(OFF)</sub>	V <sub>GS</sub> = V <sub>BS</sub> = -5 V	V <sub>DS</sub> = 10 V	0.4		10		10		nA
			V <sub>DS</sub> = 20 V	0.9					10	
Source-Drain Leakage	I <sub>SD(OFF)</sub>	V <sub>GD</sub> = V <sub>BD</sub> = -5 V T <sub>A</sub> = 125°C	V <sub>DS</sub> = 10 V	0.4		5		5		μA
			V <sub>DS</sub> = 20 V	0.9					5	
Gate Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = V <sub>SB</sub> = 0 V V <sub>GS</sub> = 12 V	V <sub>SD</sub> = 10 V	0.5		10		10		nA
			V <sub>SD</sub> = 20 V	1					10	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = V <sub>BS</sub> = 0 V	V <sub>SD</sub> = -5 V T <sub>A</sub> = 125°C	0.5		5		5		μA
			V <sub>SD</sub> = 10 V	1					5	
Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> = V <sub>GS(th)</sub> , I <sub>S</sub> = 1 μA V <sub>SB</sub> = 0 V	0.7	0.5	2.0	0.1	2.0	0.1	2.0	V
Drain-Source On-Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 1 mA	58		70		70		70	Ω
<b>DYNAMIC</b>										
Forward Transconductance <sup>3</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, V <sub>SB</sub> = 0 V I <sub>D</sub> = 20 mA, f = 1 kHz	11							mS
Output Conductance <sup>3</sup>	g <sub>os</sub>		0.9							
Gate Node Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 10 V, f = 1 MHz V <sub>GS</sub> = V <sub>BS</sub> = -15 V	2.5		3.5		3.5		3.5	pF
Reverse Transfer Capacitance	C <sub>rss</sub>		0.2		0.5		0.5		0.5	
<b>SWITCHING</b>										
Turn-ON Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 5 V, R <sub>L</sub> = 680 Ω V <sub>IN</sub> = 5 V, R <sub>G</sub> = 50 Ω	0.5		1		1		1	ns
	t <sub>r</sub>		0.6		1		1		1	
Turn-OFF Time <sup>3</sup>	t <sub>d(OFF)</sub>		2							
	t <sub>f</sub>		6							

- NOTES: 1. T<sub>A</sub> = 25 °C unless otherwise noted.  
 2. For design aid only, not subject to production testing.  
 3. This parameter not registered with JEDEC.