

2N7105 SERIES



N-Channel Lateral DMOS FETs

The 2N7105 Series of single-pole, single-throw analog switches is designed for high speed switching in audio, video, and high-frequency applications. These devices are designed on the Siliconix DMOS process and utilize lateral construction to achieve low capacitance and ultra-fast switching speeds. This series also feature an integrated Zener diode designed to protect the gate from electrical "spikes" or overstress.

PART NUMBER	$V_{(BR)DS}$	$r_{ds(ON)}$	C_{rss}	t_{ON}
	MAX (V)	MAX (Ω)	MAX (pF)	MAX (ns)
2N7105	10	70	0.5	2
2N7107	10	70	0.5	2
2N7109	20	70	0.5	2



For additional design information please see performance curves DMCB, which are located in Section 7.

SIMILAR PRODUCTS

- Quad Array, See 2N7116 Series
- SO-14 Array, See SD5400 Series
- SOT-143, See SST211 Series
- Chips, Order 2N710XCHP

TO-72

BOTTOM VIEW



- 1 SOURCE
- 2 DRAIN
- 3 GATE
- 4 SUBSTRATE, CASE

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT			UNITS
		2N7105	2N7107	2N7109	
Gate-Source, Gate-Drain Voltage	V_{GS}, V_{GD}	-30/25	-15/25	-25/30	V
Gate-Substrate Voltage ¹	V_{GB}	-0.3/25	-0.3/25	-0.3/30	
Drain-Source Voltage	V_{DS}	30	10	20	
Source-Drain Voltage	V_{SD}	10	10	20	
Drain-Substrate Voltage	V_{DB}	30	15	25	
Source-Substrate Voltage	V_{SB}	15	15	25	
Drain Current	I_D	50	50	50	mA
Power Dissipation ($T_J = 25^\circ\text{C}$)	P_D	300	300	300	mW
Power Derating		2.4	2.4	2.4	mW/ $^\circ\text{C}$
Operating Junction Temperature	T_J	-55 to 150			$^\circ\text{C}$
Storage Temperature	T_{stg}	-65 to 200			
Lead Temperature (1/16" from case for 10 seconds)	T_L	300			

¹These devices feature an internal Zener protected gate.

ELECTRICAL CHARACTERISTICS ¹				LIMITS						UNIT		
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ²	2N7105		2N7107		2N7109				
				MIN	MAX	MIN	MAX	MIN	MAX			
STATIC												
Drain-Source Breakdown Voltage ³	$V_{(BR)DS}$	$V_{GS} = V_{BS} = 0\text{ V}, I_D = 10\ \mu\text{A}$	35	30						V		
		$V_{GS} = V_{BS} = -5\text{ V}, I_S = 10\text{ nA}$	30	10		10		20				
Source-Drain Breakdown Voltage ³	$V_{(BR)SD}$	$V_{GD} = V_{BD} = -5\text{ V}, I_D = 10\text{ nA}$	22	10		10		20				
Drain-Substrate Breakdown Voltage ³	$V_{(BR)DB}$	$V_{GB} = 0\text{ V}$ $I_D = 10\text{ nA}$ Source OPEN	35	15		15		25				
Source-Substrate Breakdown Voltage ³	$V_{(BR)SB}$	$V_{GB} = 0\text{ V}$ $I_S = 10\ \mu\text{A}$ Drain OPEN	35	15		15		25				
Drain-Source Leakage	$I_{DS(OFF)}$	$V_{GS} = V_{BS} = -5\text{ V}$	$V_{DS} = 10\text{ V}$	0.4		10		10		10	nA	
		$V_{GS} = V_{BS} = -5\text{ V}$ $T_A = 125^\circ\text{C}$	$V_{DS} = 10\text{ V}$	0.4		5		5		5	μA	
Source-Drain Leakage	$I_{SD(OFF)}$	$V_{GD} = V_{BD} = -5\text{ V}$	$V_{SD} = 10\text{ V}$	0.5		10		10		10	nA	
		$V_{GD} = -5\text{ V}$ $T_A = 125^\circ\text{C}$	$V_{SD} = 10\text{ V}$	0.5		5		5		5	μA	
Gate Leakage	I_{GSS}	$V_{DS} = V_{SB} = 0\text{ V}$	$V_{GS} = 25\text{ V}$			1		1		1	μA	
		$V_{DS} = V_{SB} = 0\text{ V}$ $T_A = 125^\circ\text{C}$	$V_{GS} = 30\text{ V}$			100		100		100	μA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 30\text{ V}, V_{GS} = V_{BS} = 0\text{ V}$			10							
Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS} = V_{GS(th)}, I_S = 1\ \mu\text{A}$ $V_{SB} = 0\text{ V}$	0.7	0.5	2	0.1	2	0.1	2	V		
Drain-Source On-Resistance	$r_{DS(ON)}$	$V_{GS} = 5\text{ V}, I_D = 1\text{ mA}$	58		70		70		70	Ω		
DYNAMIC												
Forward Transconductance ³	g_{fs}	$V_{DS} = 10\text{ V}, V_{SB} = 0\text{ V}$ $I_D = 20\text{ mA}, f = 1\text{ kHz}$	11								mS	
Output Conductance ³	g_{os}		0.9									
Gate Node Capacitance	C_{ISS}	$V_{DS} = 10\text{ V}, f = 1\text{ MHz}$ $V_{GS} = V_{BS} = -15\text{ V}$	2.5		3.5		3.5		3.5		pF	
Reverse Transfer Capacitance	C_{RSS}		0.2		0.5		0.5		0.5			
SWITCHING												
Turn-ON Time	$t_{d(ON)}$	$V_{DD} = 5\text{ V}, R_L = 680\ \Omega$ $V_{IN} = 5\text{ V}, R_G = 50\ \Omega$	0.5		1		1		1		ns	
	t_r		0.6		1		1		1			
Turn-OFF Time ³	$t_{d(OFF)}$		2									
	t_f		6									

- NOTES: 1. $T_A = 25^\circ\text{C}$ unless otherwise noted.
 2. For design aid only, not subject to production testing.
 3. This parameter not registered with JEDEC.

5