2N964A (GERMANIUM)




PNP germanium epitaxial mesa transistor for highspeed switching applications.

CASE 22 (TO-18) Collector Connected to Case MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	v _{CEO}	7.0	Vdc
Collector-Base Voltage	v _{CB}	15	Vdc
Emitter-Base Voltage	V _{EB}	2.5	Vdc
Collector Current	I _C	100	m Adc
Total Device Dissipation @ T _A = 25 ^o C Derate above 25 ^o C	P _D	150 2.0	m W m W / ^o C
Total Device Dissipation @ $T_C = 25^{\circ}C$ Derate above $25^{\circ}C$	P _D	300 4.0	m W m W / ^O C
Operating and Storage Junction Temperature Range	${ m T_{J}, T_{stg}}$	-65 to +100	°c

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$^{ heta}$ JC	0.25	^O C/mW
Thermal Resistance, Case to Ambient	θ CA	0.5	^O C/mW




2N964A (continued)


ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Fig.	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Collector-Emitter Breakdown Voltage (I _C = 10 mAdc, I _B = 0)		вусео	7.0	•	-	Vdc
Collector-Base Breakdown Voltage (I_{C} = 100 μ Adc, I_{E} = 0)		вусво	15	25	-	Vdc
Emitter-Base Breakdown Voltage $(I_E = 100 \mu Adc, I_C = 0)$		BV _{EBO}	2.5	-	-	Vdc
Collector Latch-up Voltage	3	LV _{CEX}	11.5	-	-	Vdc
Collector-Emitter Cutoff Current $(V_{CE} = 15 \text{ Vdc}, V_{BE} = 0)$		ICES	-	-	100	μAdc
Collector Cutoff Current (V _{CB} = 6 Vdc, I _E = 0)		СВО	-	0.4	3.0	μAdc
Base Leakage Current $(V_{CE} = 6 \text{ Vdc}, V_{BE(off)} = 0.5 \text{ Vdc})$ $(V_{CE} = 6 \text{ Vdc}, V_{BE(off)} = 0.5 \text{ Vdc}, T_J = 85^{\circ}\text{C})$	4	I _{BL}	- -	- 50	4.0 140	μAdc
ON CHARACTERISTICS						
DC Current Gain $(I_C = 10 \text{ mAdc}, V_{CE} = 0.3 \text{ Vdc})$ $(I_C = 10 \text{ mAdc}, V_{CE} = 0.3 \text{ Vdc}, T_J = -55^{\circ}\text{C})$ $(I_C = 50 \text{ mAdc}, V_{CE} = 1 \text{ Vdc})$ $(I_C = 100 \text{ mAdc}, V_{CE} = 1 \text{ Vdc})$ $(I_C = 100 \text{ mAdc}, V_{CE} = 1 \text{ Vdc})$	8	h _{FE}	40 20 48 40 35	80 45 105 95 85	- - - -	
Collector Saturation Voltage $(I_C = 10 \text{ mAdc}, I_B = 1 \text{ mAdc})$ $(I_C = 50 \text{ mAdc}, I_B = 5 \text{ mAdc})$ $(I_C = 100 \text{ mAdc}, I_B = 10 \text{ mAdc})$	5	V _{CE(sat)}	- -	0. 1 0. 16 0. 22	0. 18 0. 28 0. 4	Vdc
Base-Emitter Saturation Voltage $ \begin{aligned} &(\mathbf{I_C} = 10 \text{ mAdc}, \ \mathbf{I_B} = 1 \text{ mAdc}) \\ &(\mathbf{I_C} = 50 \text{ mAdc}, \ \mathbf{I_B} = 5 \text{ mAdc}) \\ &(\mathbf{I_C} = 100 \text{ mAdc}, \ \mathbf{I_B} = 10 \text{ mAdc}) \end{aligned} $	6	V _{BE} (sat)	0.3 0.4 0.4	0.38 0.48 0.6	0. 44 0. 58 0. 72	Vdc
DYNAMIC CHARACTERISTICS						
Current-Gain - Bandwidth Product (I _E = 20 mAdc, V _{CB} = 1 Vdc, f = 100 MHz)		f _T	300	460	-	MHz
High-Frequency Current Gain (I _C = 20 mAdc, V _{CE} = 1 Vdc, f = 100 MHz)		h _{fe}	3.0	4.6	-	-
Output Capacitance (V _{CB} = 1 Vdc, I _E = 0, f = 1 MHz) (V _{CB} = 10 Vdc, I _E = 0, f = 1 MHz)	11	C _{ob}	. - ,	2.7	5.0 4.0	pF
$(V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1 \text{ MHz})$ Input Capacitance $(V_{BE} = 1 \text{ Vdc}, I_C = 0, f = 100 \text{ kHz})$	11	C _{ib}		2.0	3.5	pF
Delay Time Plus Rise Time $(C_C = 10 \text{ mAdc})$ $(C_C = 100 \text{ mAdc})$	1	t _d + t _r	.	35 30	50 50	ns
Storage Time Plus Fall Time (I _C = 10 mAdc)	1	t _s + t _f	-	60	85	ns
(I _C = 100 mAdc)	2		-	50	85	
Active Region Time Constant (I _C = 10 mAdc)	9	^τ A	-	0.6	1.5	ns
Total Control Charge (I _C = 10 mAdc, I _B = 1 mAdc)	10	Q_{T}	-	50	75	pC

FIGURE 3-AREA OF PERMISSIBLE LOAD LOCK 100 80 COLLECTOR LATCH-UP VOLTAGE TEST CIRCUIT +0.3 Vdc 500Ω TEKTRONIX 541 OR EQUIVALENT 220Ω Ic, COLLECTOR CURRENT (mAdc) - 2.5 Vdc $t_{\rm f} < 2.0 \; \rm ns$ $V_{cc} = -11.5 \text{ Vdc}$ LATCH-FREE LOAD LINE AREA LATCH-UP AREA 40 Latch-up Free Operating Area. Latch-up is the failure of the collector potential to return to the supply voltage upon turn-off. The curve shows the permissible operating area to avoid latch-up. Load excursions must not pass through the shaded area. Excursions into the shaded area will not necessarily harm the transistor, but may produce the reduction in output voltage noted above and cause high power dissipation. 20 AREA OF LATCH-FREE OPERATION
WHEN t, OF OUT PUT PULSE < 15 ns 10 VCE, COLLECTOR-EMITTER VOLTAGE (VOLTS)

FIGURE 4-COMMON EMITTER DC LEAKAGE CHARACTERISTICS





BASE LEAKAGE CURRENT TEST CIRCUIT

Base Leakage Current. $I_{\rm BL}$ is defined as base leakage current with both junctions reverse biased. $I_{\rm c}$ is always less than $I_{\rm RL}$ for $V_{\rm OB} > V_{\rm T}$. $(V_{\rm OB}$ is off condition base bias, $V_{\rm T}$ is base voltage at threshold of conduction.)

NOTE: Limit Curves are based on periodic engineering evaluation. Production Tests are made at points indicated in the Electrical Characteristics Table.

FIGURE 5—COLLECTOR-EMITTER SATURATION VOLTAGE versus BASE CURRENT




FIGURE 6 - BASE-EMITTER VOLTAGE versus COLLECTOR CURRENT







FIGURE 7—TEMPERATURE CO-EFFICIENTS







NOTE: Limit Curves are based on periodic engineering evaluation. Production Tests are made at points indicated in the Electrical Characteristics Table.


FIGURE 9-SWITCHING TIME CURVES FOR RESISTOR COUPLED CIRCUITS





9b-ACTIVE REGION TIME CONSTANT





9d-STORAGE TIME 2.0 S, STORAGE TIME FACTOR (NORMALIZED $t_{ extsf{x}}/\mathcal{T}_{ extsf{cr}}$) 1.8 I_{B1} Bo 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 .0 0.1 0.2 0.5 20

Is: / Is2, CIRCUIT DRIVE RATIO

SWITCHING TIME EQUATIONS

RISE-TIME = $t_r = T_A \beta_F R$ FALL-TIME = $t_r = T_A \beta_C F$ STORAGE TIME = $t_s = T_{CR} S$ $t_r = 10$ to 90% rise-time $t_t = 10$ to 90% fall-time


 $t_s = t'_s + 1/8 \ t_t$ $\mathcal{T}_{CR} =$ the effective collector recovery time and is virtually uninfluenced by current levels.

20 ns typical and 60 ns maximum for this transistor.

 $\mathcal{T}_{A} =$ active region time constant $\mathcal{T}_{A} = \mathcal{T}_{RE} \approx \mathcal{T}_{FE}$ (Figure 9b) $\beta_{O} = h_{FE}$ at edge of saturation $(\beta_{O} \approx h_{FE}$ on Figure 8) $\beta_{F} = I_{C}$ in saturation/ $I_{a_{1}}$ (base "on" current) $\beta_{C} = I_{C}$ in saturation/ $I_{a_{2}}$ (base "off"


R see Figure 9a F see Figure 9c S see Figure 9d


current)



NOTE Limit Curves are based on periodic engineering evaluation. Production Tests are made at points indicated in the Electrical Characteristics Table.


FIGURE 10-TOTAL CONTROL CHARGE





Total Control Charge. When a transistor is held in a conductive state by a current, $I_{\rm B1}$, a charge $Q_{\rm S}$ is developed in the active region. A charge $Q_{\rm T}$ of opposite polarity, equal in magnitude, can be stored on an external capacitor C to neutralize the internal charge and considerably reduce the turn-off time of the transistor. Figure 10b shows the test circuit and turn-off waveform. Given $Q_{\rm T}$ from Figure 10a, the external C for worst case turn-off in any circuit is: $C=Q_{\rm T}/\Delta V,$ where ΔV is defined in Figure 10b.

FIGURE 11 - JUNCTION CAPACITANCE VARIATIONS



NOTE: Limit Curves are based on periodic engineering evaluation. Production Tests are made at points indicated in the Electrical Characteristics Table.