

NEC

MOS FIELD EFFECT POWER TRANSISTOR

2SK1992/2SK1993

SWITCHING

N-CHANNEL POWER MOS FET

INDUSTRIAL USE

DESCRIPTION

The 2SK1992/2SK1993 is N-channel MOS Field Effect Transistor designed for high voltage switching applications.

FEATURES

- Low On-state Resistance
 $R_{DS(on)} \leq 0.9/1.0 \Omega$ ($V_{GS} = 10 \text{ V}$, $I_D = 3.0 \text{ A}$)
- Low C_{iss} $C_{iss} = 1\,060 \text{ pF TYP.}$
- Built-in G-S Gate Protection Diode
- High Avalanche Capability Ratings

QUALITY GRADE

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)



Drain to Source Voltage	V_{DSS}	450/500	V
Gate to Source Voltage	V_{GSS}	± 30	V
Drain Current (DC)	$I_{D(DC)}$	± 6.0	A
Drain Current (pulse)	$I_{D(pulse)}^*$	± 24	A
Total Power Dissipation ($T_c = 25^\circ\text{C}$)	P_{T1}	35	W
Total Power Dissipation ($T_a = 25^\circ\text{C}$)	P_{T2}	2.0	W
Channel Temperature	T_{ch}	150	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55 to +150	$^\circ\text{C}$
Single Avalanche Current	I_{AS}^{**}	9.0	A
Single Avalanche Energy	E_{AS}^{**}	243	mJ

* $PW \leq 10 \mu\text{s}$, Duty Cycle $\leq 1\%$


** Starting $T_{ch} = 25^\circ\text{C}$, $R_\theta = 25 \Omega$, $V_{GS} = 20 \text{ V} \rightarrow 0$

PACKAGE DIMENSIONS

(in millimeters)




1. Gate
2. Drain
3. Source




ELECTRICAL CHARACTERISTICS ($T_a = 25\text{ }^{\circ}\text{C}$)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Drain to Source On-state Resistance (2SK1992)	$R_{DS(on)}$		0.7	0.9	Ω	$V_{GS} = 10\text{ V}$, $I_D = 3.0\text{ A}$
Drain to Source On-state Resistance (2SK1993)			0.8	1.0	Ω	$V_{GS} = 10\text{ V}$, $I_D = 3.0\text{ A}$
Gate to Source Cutoff Voltage	$V_{GS(off)}$	2.5		3.5	V	$V_{DS} = 10\text{ V}$, $I_D = 1\text{ mA}$
Forward Transfer Admittance	$ y_{fs} $	2.8			S	$V_{DS} = 10\text{ V}$, $I_D = 3.0\text{ A}$
Drain Leakage Current (2SK1992/1993)	I_{DSS}			100	μA	$V_{DS} = 450/500\text{ V}$, $V_{GS} = 0$
Gate to Source Leakage Current	I_{GSS}			± 10	μA	$V_{GS} = \pm 30\text{ V}$, $V_{DS} = 0$
Input Capacitance	C_{iss}		1 060		pF	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$
Output Capacitance	C_{oss}		340		pF	
Reverse Transfer Capacitance	C_{rss}		150		pF	
Turn-On Delay Time	$t_{d(on)}$		20		ns	$V_{GS} = 10\text{ V}$ $V_{DD} = 150\text{ V}$ $I_D = 3.0\text{ A}$, $R_G = 10\text{ }\Omega$ $R_L = 50\text{ }\Omega$
Rise Time	t_r		30		ns	
Turn-Off Delay Time	$t_{d(off)}$		70		ns	
Fall Time	t_f		20		ns	
Total Gate Charge	Q_G		36		nC	$V_{GS} = 10\text{ V}$ $I_D = 6\text{ A}$ $V_{DD} = 400\text{ V}$
Gate to Source Charge	Q_{GS}		7		nC	
Gate to Drain Charge	Q_{GD}		21		nC	
Diode Forward Voltage	$V_{F(S-D)}$		0.9		V	$I_F = 6\text{ A}$, $V_{GS} = 0$
Reverse Recovery Time	t_{rr}		420		ns	$I_F = 6\text{ A}$ $di/dt = 50\text{ A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}		2.0		μC	


Test Circuit 1: Avalanche Capability





Test Circuit 2: Switching Time





Test Circuit 3: Gate Charge




TYPICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$)DERATING FACTOR OF FORWARD BIAS
SAFE OPERATING AREATOTAL POWER DISSIPATION vs.
CASE TEMPERATURE


FORWARD BIAS SAFE OPERATING AREA

DRAIN CURRENT vs.
DRAIN TO SOURCE VOLTAGE


TRANSFER CHARACTERISTICS




TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH




FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE




DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT




GATE TO SOURCE CUTOFF VOLTAGE vs. CHANNEL TEMPERATURE




DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




SOURCE TO DRAIN DIODE FORWARD VOLTAGE




CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE




SWITCHING CHARACTERISTICS





DYNAMIC INPUT CHARACTERISTICS



REVERSE RECOVERY TIME vs. DIODE FORWARD CURRENT



SINGLE AVALANCHE CURRENT vs.
INDUCTIVE LOADSINGLE AVALANCHE ENERGY vs.
STARTING CHANNEL TEMPERATURE

Reference

Application note name	No.
Safe operating area of Power MOS FET.	TEA-1034
Application circuit using Power MOS FET.	TEA-1035
Quality control of NEC semiconductors devices.	TEI-1202
Quality control guide of semiconductors devices.	MEI-1202
Assembly manual of semiconductors devices.	IEI-1207

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation.

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6