

DESCRIPTION


The 3075 uses advanced trench technology to provide excellent RDS(ON) and low gate charge. This device is suitable for use as a load switch or in PWM applications.

GENERAL FEATURES

- $R_{DS(ON)} < 8\text{m}\Omega$ @ $V_{GS}=4.5\text{V}$
- $R_{DS(ON)} < 5\text{m}\Omega$ @ $V_{GS}=10\text{V}$
- High Power and current handing capability
- Lead free product is acquired
- Surface Mount Package

Application

- PWM applications
- Load switch
- Power management



■ Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	V_{DS}	30	V
Gate-source Voltage	V_{GS}	± 20	V
Drain Current $T_C=25^\circ\text{C}$	I_D	30	A
$T_C=100^\circ\text{C}$		21	
Pulsed Drain Current ^A	I_{DM}	120	A
Total Power Dissipation $T_C=25^\circ\text{C}$	P_D	35	W
$T_C=100^\circ\text{C}$		15	W
Single Pulse Avalanche Energy ^B	E_{AS}	29	mJ
Thermal Resistance Junction-to-Case ^C	$R_{\theta JC}$	3.4	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range	T_J, T_{STG}	-55~+150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter		0V,V				
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$	$T_J=25^\circ\text{C}$		1	μA
			$T_J=55^\circ\text{C}$		10	
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$			± 100	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.5	2.2	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}= 10\text{V}, I_{\text{D}}=15\text{A}$		4.1	5.0	$\text{m}\Omega$
		$V_{\text{GS}}= 4.5\text{V}, I_{\text{D}}=15\text{A}$		6.5	8.0	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=1\text{ A}, V_{\text{GS}}=0\text{V}$		0.7	1.2	V
Maximum Body-Diode Continuous Current	I_{S}				30	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		990		pF
Output Capacitance	C_{oss}			550		
Reverse Transfer Capacitance	C_{rss}			60		
Switching Parameters						
Total Gate Charge	Q_{g}	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=15\text{V}, I_{\text{D}}=20\text{A}$		14.7		nC
Gate-Source Charge	Q_{gs}			2.2		
Gate-Drain Charge	Q_{gd}			3.1		
Reverse Recovery Charge	Q_{rr}	$I_{\text{S}}=20\text{A}, V_{\text{GS}}=0\text{V}, \text{d}I/\text{d}t=100\text{A}/\mu\text{s}$		25		ns
Reverse Recovery Time	t_{rr}			26		
Turn-on Delay Time	$t_{\text{D(on)}}$			TBC		
Turn-on Rise Time	t_{r}	$V_{\text{DS}}=15\text{V}, I_{\text{D}}=15\text{A}, R_{\text{G}}=3.0\Omega$ $V_{\text{GS}}=10\text{V}$		TBC		ns
Turn-off Delay Time	$t_{\text{D(off)}}$			TBC		
Turn-off fall Time	t_{f}			TBC		

A. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$.B. $T_J=25^\circ\text{C}$, $V_{\text{DD}}=20\text{V}$, $V_{\text{G}}=10\text{V}$, $L=0.5\text{mH}$, $R_g=25\Omega$ C. R_{eJA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{eJC} is guaranteed by design, while R_{eJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

■ Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Normalized gate threshold voltage vs. temperature




Figure 4. On-resistance vs. gate voltage




Figure 5. Drain-Source on Resistance




Figure 6. Drain-Source on Resistance




Figure 7. Normalized drain-to-source breakdown voltage vs. temperature




Figure 8. Drain-to-source leakage current vs. voltage




Figure 9. Source-to-drain diode forward characteristics




Figure 10. Capacitance vs. drain-to-source voltage




Figure 11. Gate-to-source voltage vs. gate charge







Figure 12. Safe operating area




Figur13. Junction-to-case thermal impedance




Figur14. Maximum drain current vs .case temperature




Figur15. Maximum drain current vs .ambient temperature





Resistive switching time test circuit&waveforms



Gate charge test circuit&waveform




Peak diode recovery dv/dt test circuitD& waveforms



Unclamped inductive switching test circuit & waveforms

Package Information

■ DFN3.3X3.3 Package information



A	B	C	C1
3.25 ± 0.05	3.25 ± 0.05	0.8 ± 0.05	0.2 ± 0.02
C2	D	E	F
0.05Max	1.9 ± 0.1	2.35 ± 0.15	0.45 ± 0.05
G	H	e	
0.3 ± 0.05	0.35 ± 0.05	0.65 ± 0.05	
单位: mm			

