

Model 347 HFF LVPECL VCXO

Features

- Ceramic Surface Mount Package
- Ultra-Low Phase Jitter Performance
- High Frequency Fundamental Crystal Design
- Frequency Range 100 250MHz *
- +3.3V Operation
- Output Enable Standard
- Tape and Reel Packaging, EIA-418

Applications

- Small Cells
- Wireless Communication
- Broadband Access
- SONET/SDH/DWDM
- Base Stations
- Ethernet/GbE/SyncE
- Digital Video
- Test and Measurement




Standard Frequencies	
- 100.00MHz	- 160.00MHz
- 122.88MHz	- 166.00MHz
- 125.00MHz	- 200.00MHz
- 153.60MHz	- 204.80MHz
- 155.52MHz	- 240.00MHz
- 156.25MHz	- 245.76MHz
* Check factory for availab	pility of frequencies not listed.

Description

CTS Model 347 is a low cost, small size, high performance VCXO. Employing the latest IC technology, coupled with a high frequency fundamental crystal, M347 has excellent stability and low jitter/phase noise performance.

Ordering Information



Notes:

- 1] Check factory availability with "I" temperature range.
- 2] Refer to document 016-1454-0, Frequency Code Tables. 3-digits for frequencies <100MHz, 4-digits for frequencies 100MHz or greater.
- 3] Frequencies ≥200MHz, APR is ±30ppm.

Not all performance combinations and frequencies may be available. Contact your local CTS Representative or CTS Customer Service for availability.

This product is specified for use only in standard commercial applications. Supplier disclaims all express and implied warranties and liability in connection with any use of this product in any non-commercial applications or in any application that may expose the product to conditions that are outside of the tolerances provided in its specification.

DOC#008-0554-0 Rev. D

www.ctscorp.com

Page 1 of 7



Operating Conditions

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
V _{CC}	-	-0.3	-	5.0	V	
V _C	-	-0.5	-	V _{CC}	V	
V _{CC}	±5%	3.14	3.3	3.47	V	
I _{cc}	Typical @ LVPECL Load, T _A = +25°C	-	65	80	mA	
RL	Terminated to V_{CC} - 2.0V	-	50	-	Ohms	
т		-20	.25	+70	*6	
IA	-	-40	+25	+85	°C	
T _{STG}	-	-40	-	+100	°C	
	V _{cc} V _c V _{cc} I _{cc} R _L T _A	V_{CC} - V_C - V_{CC} $\pm 5\%$ I_{CC} Typical @ LVPECL Load, $T_A = +25^{\circ}C$ R_L Terminated to $V_{CC} - 2.0V$ T_A -	V _{CC} - -0.3 V _C - -0.5 V _{CC} ±5% 3.14 I _{CC} Typical @ LVPECL Load, T _A = +25°C - R _L Terminated to V _{CC} - 2.0V - T _A - -20 -40 - -40	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	

Frequency Stability

PARAMETER	SYMBOL CONDITIONS		MIN	TYP	MAX	UNIT
Frequency Range	f _o	-		100 - 250		MHz
Frequency Stability [Note 1]	$\Delta f/f_{O}$	±25ppm stability, -20°C to +70°C only		25, 30 or 50		±ppm
Absolute Pull Range	APR	Frequencies <200MHz	50	-	-	±ppm
[Note 2]	APR	Frequencies ≥200MHz	30	-	-	±ppm
Aging	$\Delta f/f_{25}$	First Year @ +25°C, nominal V_{CC} and V_{C}	-3	-	3	ppm

1.] Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 1st year aging.

2.] Minimum guaranteed frequency shift from f $_{\rm O}$ over variations in temperature, aging, power supply and load.

Output Parameters

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT
Output Type	-	-		LVPECL		-
	V _{OH}	LVPECL Load, -40°C to +85°C	V _{CC} - 1.085	-	V _{CC} - 0.880	V
Output Voltage Levels	V _{OL}	LVPECL Load, -40°C to +85°C	V _{CC} - 1.810	-	V _{CC} - 1.620	V
Output Duty Cycle	SYM	@ V _{CC} - 1.3V	45	-	55	%
Rise and Fall Time	T _R , T _F	@ 20%/80% Levels	-	0.3	1.0	ns
Start Up Time	Ts	Application of V_{CC}	-	5	10	ms
Enable Function						
Enable Input Voltage	VIH	Pin 2 Logic '1', Output Enabled	$0.7V_{CC}$	-	-	V
Disable Input Voltage	VIL	Pin 2 Logic '0', Output Disabled	-	-	$0.3V_{CC}$	V
Standby Current	I _{STB}	Pin 2 Logic '0', Output Standby	-	-	10	μΑ
Enable Time	T _{PLZ}	Pin 2 Logic '1'	-	-	20	μs
Phase Jitter, RMS	tjrms	Bandwidth 12kHz - 20MHz	-	90	200	fs
Phase Noise	-	See Typical Plots	-	-	-	-

Enable Truth Table

Pin 2	Pin 4 & 5
Logic '1'	Output
Open	Output
Logic 'O'	High Imp.

DOC#008-0554-0 Rev. D

www.ctscorp.com

Page 2 of 7




Control Voltage

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT
Control Voltage	V _C	-	0.00	1.65	3.30	V
Franciski -	A.F./F	$V_{\rm C} = 0.0 V$		-155 to -75		
Frequency Deviation	∆f/f _O	V _C = 3.3V		75 to 155		ppm
Linearity	L	Best Straight Line Fit	-	5	10	%
Gain Transfer	K _V	Pull Sensitivity; @ +1.65V, +25°C	-	75	-	ppm/V
Input Impedance	Z _{Vc}	-	10	-	-	MOhms
Modulation Roll-off	-	@ -3dB	25	-	-	kHz
Transfer Function	-	-		Positive		-


Vcc - 2.0V

Test Circuit





Output Waveform



DOC#008-0554-0 Rev. D


www.ctscorp.com


Page 3 of 7





Performance Data

Frequency Deviation - Over Temperature [typical]










156.25MHz, V_{CC} = 3.3V, T_A = +25°V



DOC#008-0554-0 Rev. D

www.ctscorp.com


Page 4 of 7





Performance Data

Phase Noise [typical]

122.88MHz, V_{CC} = 3.3V, V_{C} = 1.65V, T_{A} = +25°C







DOC# 008-0554-0 Rev. D


www.ctscorp.com

Page 5 of 7



Mechanical Specifications

Package Drawing



Recommended Pad Layout

1.80

Pin Assignments

Pin	Symbol	Function						
1	V _C	Control Voltage						
2	EOH	Enable						
3	GND	Circuit & Package						
4	Output	RF Output						
5	Output	RF Output, Complementary						
6	V _{CC}	Supply Voltage						

Table I - Date Code

MONTH					JAN	FEB	MAR	APR	MAY	JUN	JUL	AUG	SEP	ост	NOV	DEC
YEAR					JAN	FED	IVIAN	AFR	IVIAT	JON	105	AUG	JEF	001	NUV	DEC
2001	2005	2009	2013	2017	А	В	С	D	Е	F	G	Н	J	К	L	М
2002	2006	2010	2014	2018	Ν	Р	Q	R	S	Т	U	V	W	Х	Y	Z
2003	2007	2011	2015	2019	а	b	С	d	е	f	g	h	j	k		m
2004	2008	2012	2016	2020	n	р	q	r	S	t	u	V	W	Х	У	Z

Key: mm

Marking Information

- 1. ** Manufacturing Site Code.
- 2. D Date Code. See Table I for codes.
- ST Frequency Stability/Temperature Code. [Refer to Ordering Information]
- 4. V Voltage Code. L = 3.3V
- xxxx Frequency Code. 4-digits required for frequencies 100MHz and above.
 [See document 016-1454-0, Frequency Code Tables.]

Notes

- 1. JEDEC termination code (e4). Barrier-plating is nickel [Ni] with gold [Au] flash plate.
- Reflow conditions per JEDEC J-STD-020; +260°C maximum, 20 seconds.
- 3. MSL = 1.


DOC#008-0554-0 Rev. D

www.ctscorp.com


Page 6 of 7



Packaging - Tape and Reel



Reel Drawing



Notes

- 1. Device quantity is 1k pieces maximum per 180mm reel.
- 2. Complete CTS part number, frequency value and date code information must appear on reel and carton labels.