Grade 0 safety power system basis chip with CAN flexible data transceiver

Rev. 4 — 5 August 2024

Product data sheet



General description 1

The 35FS4500/35FS6500 SMARTMOS devices are a multi-output, power supply, integrated circuit, including CAN Flexible Data (FD) transceiver, dedicated to harsh automotive and transportation markets requiring high reliability (Grade 0) and high functional safety (fit for ASIL D) performance.

Multiple switching and linear voltage regulators, including low-power mode (32 µA) are available with various wake-up capabilities. An advanced power management scheme is implemented to maintain high efficiency over a wide range of input voltages (down to 2.7 V) and output current ranges (up to 1.5 A).

The 35FS4500/35FS6500 includes configurable fail-safe/fail silent safety behavior and features, with two failsafe outputs, becoming a full part of a safety oriented system partitioning, to reach a high integrity safety level (up to ASIL D).

The built-in CAN FD interface fulfills the ISO 11898-2 and -5 standards.

High temperature capability up to T_A = 150 °C and T_J = 175 °C, compliant with AEC-Q100 Grade 0 automotive qualification.

Features 2

- Battery voltage sensing and MUX output pin
- · Highly flexible SMPS pre-regulator, allowing two topologies: non-inverting buck-boost and standard buck
- Family of devices to supply MCU core from 1.0 V to 5.0 V, with SMPS (0.8 A or 1.5 A) or LDO (0.5 A)
- Linear voltage regulator dedicated to auxiliary functions, or to sensor supply (V_{CCA} tracker or independent), 5.0 V or 3.3 V
- Linear voltage regulator dedicated to MCU A/D reference voltage or I/Os supply (V_{CCA}), 5.0 V or 3.3 V
- 3.3 V keep alive memory supply available in low-power mode
- Long duration timer, counting up to 6 months with 1.0 s resolution
- · Multiple wake-up sources in low-power mode: CAN, IOs, LDT
- · Five configurable I/Os




Grade 0 safety power system basis chip with CAN flexible data transceiver


3 Applications

- + T_A up to 150 °C and T_J up to 175 °C
- Drive train electrification (BMS, hybrid EV and HEV, inverter, DCDC, alterno starter)
- Drive train chassis and safety (active suspension, steering, safety domain gateway)
- Power train (EMS, TCU, gear box)

4 Simplified application diagram



Grade 0 safety power system basis chip with CAN flexible data transceiver



5 Ordering information

5.1 Part numbers definition

MC35FS \underline{c} 5 \underline{x} \underline{y} \underline{z} AE/R2

Table 1. Part number breakdown

Code	Option	Variable	Description
с	4 series	V _{CORE} type	Linear
	6 series		DCDC
x	0	V _{CORE} current	0.5 A or 0.8 A
	1		1.5 A
У	0	Functions	none
	1		FS1B
	2		LDT
	3		FS1B, LDT

Grade 0 safety power system basis chip with CAN flexible data transceiver

	art number break	downcommued	
Code	Option	Variable	Description
z	N	Physical interface	none
	С	-	CAN FD

Table 1. Part number breakdown...continued


5.2 Part numbers list

Table 2. Orderable part variations

Part number	Temperature (T _A)	Package	FS1B	LDT	VCORE	VCORE type	VKAM on	CAN FD	Notes
MC35FS4500CAE			0	0	0.5 A	Linear	by SPI	1	
MC35FS4500NAE	-		0	0	0.5 A	Linear	by SPI	0	1
MC35FS4501CAE	-		1	0	0.5 A	Linear	by SPI	1	1
MC35FS4501NAE	–40 °C to 150 °C	48-pin LQFP	1	0	0.5 A	Linear	by SPI	0	[1]
MC35FS4502CAE	-40 C 10 150 C	exposed pad	0	1	0.5 A	Linear	by SPI	1	
MC35FS4502NAE	-		0	1	0.5 A	Linear	by SPI	0	
MC35FS4503CAE	-		1	1	0.5 A	Linear	by SPI	1	1
MC35FS4503NAE	-		1	1	0.5 A	Linear	by SPI	0	1
MC35FS6500CAE			0	0	0.8 A	DC DC	by SPI	1	_
MC35FS6500NAE	-		0	0	0.8 A	DC DC	by SPI	0	
MC35FS6501CAE			1	0	0.8 A	DC DC	by SPI	1	
MC35FS6501NAE	-		1	0	0.8 A	DC DC	by SPI	0	1
MC35FS6502CAE	-		0	1	0.8 A	DC DC	by SPI	1	
MC35FS6502NAE	-		0	1	0.8 A	DC DC	by SPI	0	1
MC35FS6503CAE	-		1	1	0.8 A	DC DC	by SPI	1	
MC35FS6503NAE	-40 °C to 150 °C	48-pin LQFP	1	1	0.8 A	DC DC	by SPI	0	[1]
MC35FS6510CAE	-40 C 10 150 C	exposed pad	0	0	1.5 A	DC DC	by SPI	1	
MC35FS6510NAE	-		0	0	1.5 A	DC DC	by SPI	0	1
MC35FS6511CAE	1		1	0	1.5 A	DC DC	by SPI	1	1
MC35FS6511NAE	1		1	0	1.5 A	DC DC	by SPI	0	1
MC35FS6512CAE	1		0	1	1.5 A	DC DC	by SPI	1	1
MC35FS6512NAE	1		0	1	1.5 A	DC DC	by SPI	0	1
MC35FS6513CAE	1		1	1	1.5 A	DC DC	by SPI	1	1
MC35FS6513NAE	1		1	1	1.5 A	DC DC	by SPI	0	1

[1] To order parts in tape and reel, add the R2 suffix to the part number.

6 Block diagram




35FS4500-35FS6500

Grade 0 safety power system basis chip with CAN flexible data transceiver

7 Pinning information


7.1 Pinning




NXP Semiconductors

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver





7.2 Pin description

Table 3. 35FS4500/35FS6500 pin definition

A functional description of each pin can be found in <u>Section 11 "Functional pin description" on page 26</u>.

Pin	Symbol	Туре	Definition
1	VSUP1	A_IN	Power supply of the device. An external reverse battery protection diode in series is mandatory.
2	VSUP2	A_IN	Second power supply. Protected by the external reverse battery protection diode used for VSUP1. VSUP1 and VSUP2 must be connected together externally.
3	VSENSE	A_IN	Sensing of the battery voltage. Must be connected prior to the reverse battery protection diode.
4	VSUP3	A_IN	Third power supply dedicated to the device supply. Protected by the external reverse battery protection diode used for VSUP1. Must be connected between the reverse protection diode and the input PI filter.
5	or FS1B	D_OUT	Second output of the safety block (active low). The pin is asserted low at start-up and when a fault condition is detected, with a configurable delay or duration versus FS0B output terminal. Open drain structure.
6	GND_COM	GROUND	Dedicated ground for physical layers
7	CAN_5V	A_OUT	Output voltage for the embedded CAN FD interface
8	CANH	A_IN/OUT	CAN output high. If CAN function is not used, this pin must be left open.
9	CANL	A_IN/OUT	CAN output low. If CAN function is not used, this pin must be left open.
10	IO_4	D_IN A_OUT	Can be used as digital input (load dump proof) with wake-up capability or as an output gate driver Digital input: Pin status can be read through the SPI. Can be used to monitor error signals from another IC for safety purposes (when used in conjunction with IO_5). Wake-up capability: Can be selectable to wake-up on edges or levels. Output gate driver: Can drive a logic level low-side NMOS transistor. Controlled by the SPI.
11	IO_5/VKAM	A_IN D_IN A_OUT	Can be used as digital input with wake-up capability or as an analog output providing keep alive memory supply in low-power mode. Analog input: Pin status can be read through the MUX output terminal. Digital input: Pin status can be read through the SPI. Can be used to monitor error signals from another IC for safety purposes (when used in conjunction with IO_4). Wake-up capability: Can be selectable to wake-up on edges or levels. Supply output: Provide keep alive memory supply in low-power mode.
12	IO_0	A_IN D_IN	Can be used as analog or digital input (load dump proof) with wake-up capability (selectable). Analog input: Pin status can be read through the MUX output terminal. Digital input: Pin status can be read through the SPI. Wake-up capability: Can be selectable to wake-up on edges or levels.
13	FCRBM	A_IN	Feedback core resistor bridge monitoring: For safety purposes, this pin is used to monitor the middle point of a redundant resistor bridge connected on V_{CORE} (in parallel to the one used to set the V_{CORE} voltage). If not used, this pin must be connected directly to FB_CORE.

Grade 0 safety power system basis chip with CAN flexible data transceiver

 Table 3.
 35FS4500/35FS6500 pin definition ...continued

 A functional description of each pin can be found in <u>Section 11 "Functional pin description" on page 26</u>.

Pin	Symbol	Туре	Definition
14	FS0B	D_OUT	First output of the safety block (active low). The pin is asserted low at start-up and when a fault condition is detected. Open drain structure.
15	DEBUG	D_IN	Debug mode entry input
16	AGND	GROUND	Analog ground connection
17	MUX_OUT	A_OUT	Multiplexed output to be connected to a MCU ADC. Selection of the analog parameter is available at MUX-OUT through the SPI.
18 19	IO_2:3	D_IN	Digital input pin with wake-up capability (logic level compatible) Digital input: Pin status can be read through the SPI. Can be used to monitor FCCU error signals from MCU for safety purposes. Wake-up capability: Can be selectable to wake-up on edges or levels.
20	TXD	D_IN	Transceiver input from the MCU which controls the state of the CAN bus. Internal pull-up to VDDIO. If CAN function is not used, this pin must be left open.
21	RXD	D_OUT	Receiver output which reports the state of the CAN bus to the MCU If CAN function is not used, this pin must be left open.
22	or VPU_FS	A_OUT	Pull-up output for FS1B function
23	NC	N/A	Not connected. Pin must be left open.
24	RSTB	D_OUT	This output is asserted low when the safety block reports a failure. The main function is to reset the MCU. Reset input voltage is also monitored in order to detect external reset and fault condition. Open drain structure.
25	MISO	D_OUT	SPI bus. primary input secondary output
26	MOSI	D_IN	SPI bus. primary output secondary input
27	SCLK	D_IN	SPI Bus. Serial clock
28	NCS	D_IN	Not chip select (active low)
29	INTB	D_OUT	This output pin generates a low pulse when an Interrupt condition occurs. Pulse duration is configurable. Internal pull-up to VDDIO.
30	VDDIO	A_IN	Input voltage for MISO output buffer. Allows voltage compatibility with MCU I/ Os.
31	SELECT	D_IN	Hardware selection pin for VAUX and VCCA output voltages
32	FB_CORE	A_IN	VCORE voltage feedback. Input of the error amplifier.
33	COMP_CORE	A_OUT	Compensation network. Output of the error amplifier. For FS4500 series, this pin must be left open (NC).
34	VCORE_SNS	A_IN	VCORE input voltage sense
35	SW_CORE	A_OUT	VCORE output switching point for FS6500 series
	or VCORE	A_OUT	VCORE output voltage for FS4500 series
36	BOOT_CORE	A_IN/OUT	Bootstrap capacitor for VCORE internal NMOS gate drive. For FS4500 series, this pin must be left open (NC).
37	VPRE	A_IN	VPRE input voltage sense
38	VAUX	A_OUT	VAUX output voltage. External PNP ballast transistor. Collector connection
39	VAUX_B	A_OUT	VAUX voltage regulator. External PNP ballast transistor. Base connection

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 3. 35FS4500/35FS6500 pin definition ...continued A functional description of each pin can be found in <u>Section 11 "Functional pin description" on page 26.</u>

Pin	Symbol	Туре	Definition
40	VAUX_E	A_OUT	VAUX voltage regulator. External PNP ballast transistor. Emitter connection
41	VCCA_E	A_OUT	VCCA voltage regulator. External PNP ballast transistor. Emitter connection
42	VCCA_B	A_OUT	VCCA voltage regulator. External PNP ballast transistor. Base connection
43	VCCA	A_OUT	VCCA output voltage. External PNP ballast transistor. Collector connection
44	GATE_LS	A_OUT	Low-side MOSFET gate drive for non-inverting buck-boost configuration
45	DGND	GROUND	Digital ground connection
46	BOOT_PRE	A_IN/OUT	Bootstrap capacitor for the VPRE internal NMOS gate drive
47	SW_PRE2	A_OUT	Second pre-regulator output switching point
48	SW_PRE1	A_OUT	First pre-regulator output switching point

8 Maximum ratings

Table 4. Maximum ratings

All voltages are with respect to ground, unless otherwise specified. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Value	Unit	Notes
Electrical ratin	lgs			
V _{SUP1/2/3}	DC voltage at power supply pins	-1.0 to 40	V	[1]
V _{SENSE}	DC voltage at battery sense pin (with ext R in series mandatory)	-14 to 40	V	
V _{SW1,2}	DC voltage at SW_PRE1 and SW_PRE2 Pins	-1.0 to 40	V	
V _{PRE}	DC voltage at VPRE Pin	-0.3 to 8	V	
V _{GATE_LS}	DC voltage at Gate_LS pin	–0.3 to 8	V	
V _{BOOT_PRE}	DC voltage at BOOT_PRE pin	-1.0 to 50	V	
V _{SW_CORE}	DC voltage at SW_CORE pin	-1.0 to 8	V	
V _{CORE_SNS}	DC voltage at VCORE_SNS pin	0.0 to 8	V	
V _{BOOT_CORE}	DC voltage at BOOT_CORE pin	0.0 to 15	V	
V _{FB_CORE}	DC voltage at FB_CORE pin	-0.3 to 2.5	V	
V _{COMP_CORE}	DC voltage at COMP_CORE pin	-0.3 to 2.5	V	
V _{FCRBM}	DC voltage at FCRBM pin	–0.3 to 8	V	
V _{AUX_B,E}	DC voltage at VAUX_B, VAUX_E pins	-0.3 to 40	V	
V _{AUX}	DC voltage at VAUX pin	-2.0 to 40	V	
V _{CCA_B,E}	DC voltage at VCCA_B, VCCA_E pins	-0.3 to 8	V	
V _{CCA}	DC voltage at VCCA pin	–0.3 to 8	V	
V _{DDIO}	DC voltage at VDDIO pin	–0.3 to 8	V	
V _{CAN_5V}	DC voltage on CAN_5V pin	–0.3 to 8	V	
V _{PU_FS}	DC voltage at VPU_FS pin	–0.3 to 8	V	
V _{FSxB}	DC voltage at FS0B, FS1B pins (with ext R in series mandatory)	-0.3 to 40	V	
V _{DEBUG}	DC voltage at DEBUG pin	–0.3 to 40	V	
V _{IO_0,4}	DC voltage at IO_0, IO_4 pins (with ext R in series mandatory)	-0.3 to 40	V	
V _{IO_5}	DC voltage at IO_5 pin	-0.3 to 20	V	
V _{KAM}	DC voltage at VKAM pin	–0.3 to 8	V	
V _{DIG}	DC voltage at INTB, RSTB, MISO, MOSI, NCS, SCLK, MUX_OUT, RXD, TXD, IO_2, IO_3 pins	-0.3 to 8	V	
V _{SELECT}	DC voltage at SELECT pin	–0.3 to 8	V	
V _{BUS_CAN}	DC voltage on CANL, CANH pins	-27 to 40	V	
I_I _{SENSE}	V _{SENSE} maximum current capability	-5.0 to 5.0	mA	
I_IO _{0, 4, 5}	IOs maximum current capability (IO_0, IO_4, IO_5)	-5.0 to 5.0	mA	

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 4. Maximum ratings ... continued

All voltages are with respect to ground, unless otherwise specified. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Value	Unit	Notes
ESD voltage				
V _{ESD-HBM1}	Human body model (JESD22/A114) – 100 pF, 1.5 kΩ • All pins	±2.0	kV	[2]
V _{ESD-HBM2} V _{ESD-HBM3}	VSUP1,2,3, VSENSE, VAUX, IO_0,4, FS0B, FS1B, DEBUG CANH, CANL	±4.0 ±6.0	kV kV	
V _{ESD-CDM1} V _{ESD-CDM2}	Charge device model (JESD22/C101): • All pins • Corner pins	±500 ±750	V V	
	System level ESD (gun test) • VSUP1, 2, 3, VSENSE, VAUX, IO_0, 4, 5, FS0B, FS1B			
V _{ESD-GUN1}	330 Ω/150 pF unpowered according to IEC61000-4-2	±8.0	kV	
V _{ESD-GUN2}	330 Ω /150 pF unpowered according to OEM CAN, FLexray Conformance	±8.0	kV	
V _{ESD-GUN3}	2.0 kΩ/150 pF unpowered according to ISO10605.2008	±8.0	kV	
V _{ESD-GUN4}	2.0 kΩ/330 pF powered according to ISO10605.2008 • CANH, CANL	±8.0	kV	
V _{ESD-GUN5}	330 Ω/150 pF unpowered according to IEC61000-4-2	±15.0	kV	
V _{ESD-GUN6}	330 Ω /150 pF unpowered according to OEM CAN, FLexray Conformance	±12.0	kV	
V _{ESD-GUN7}	2.0 kΩ/150 pF unpowered according to ISO10605.2008	±15.0	kV	
V _{ESD-GUN8}	2.0 kΩ/330 pF powered according to ISO10605.2008	±12.0	kV	
Thermal rating	IS International			
T _A	Ambient temperature	-40 to 150	°C	
TJ	Junction temperature	-40 to 175	°C	
T _{STG}	Storage temperature	-55 to 150	°C	
Thermal resist	ance		1	,
R _{θJA}	Thermal resistance junction to ambient	30	°C/W	[3]
R _{ØJCTOP}	Thermal resistance junction to case top	23.8	°C/W	[4]
R _{ejcbottom}	Thermal resistance junction to case bottom	0.9	°C/W	[5]

All VSUPs (V_{SUP1/2/3}) must be connected to the same supply (see Figure 65) [1]

Compared to AGND

[2] [3] Per JEDEC JESD51-6 with the board (JESD51-7) horizontal

[4] [5] Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC - 883 Method 1012.1).

Thermal resistance between the die and the solder par on the bottom of the packaged based on simulation without any interface resistance.

Grade 0 safety power system basis chip with CAN flexible data transceiver

9 Static electrical characteristics

Table 5. Static electrical characteristics

 $T_A = -40$ °C to 150 °C, unless otherwise specified. $V_{SUP} = V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground. When 28 V < V_{SUP} < 36 V, thermal dissipation must be considered (see <u>Figure 30</u>).

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Power supply	·					
I _{SUP123}	Power supply current in normal mode	—	-	15.0	mA	
I _{SUP3}	Power supply current for VSUP3 in normal mode	—	3.5	5.0	mA	
I _{SUP_LPOFF1}	Power supply current in LPOFF (V_{SUP} = 14 V at T_A = 25 °C)	_	32	_	μA	[1]
SUP_LPOFF2	Power supply current in LPOFF (V_{SUP} = 18 V at T_A = 80 °C)	_	42	60	μA	
V _{SNS_UV}	Power supply undervoltage warning	7.0	8.0	9.0	V	
V _{SNS_UV_HYST}	Power supply undervoltage warning hysteresis	0.1	-	0.52	V	
V _{SUP_IPFF}	I _{PFF} input voltage detection	21	-	27	V	
V _{SUP_IPFF_HYST}	I _{PFF} input voltage hysteresis	0.2	-	—	V	
V _{SUP_UV_7}	Power supply undervoltage lockout (power-up)	7.0	-	8.2	V	
V _{SUP_UV_5}	Power supply undervoltage lockout (power-up)	_	-	5.6	V	
V _{SUP_UV_L}	Power supply undervoltage lockout (falling – boost config.)	_	—	2.7	V	
V _{SUP_UV_L_B}	Power supply undervoltage lockout (falling – buck config.)	_	—	4.5	V	[2]
SUP_UV_LPOFF	Power supply undervoltage lockout in LPOFF	—	-	4.5	V	[3]
V _{SUP_UV_HYST}	Power supply undervoltage lockout hysteresis	—	0.1	—	V	[4]
V _{PRE} voltage pre-re	egulator		-		I	
V _{PRE}	V _{PRE} output voltage					
	 Buck mode (V_{SUP} > V_{SUP_UV_7}) 	6.25	-	6.75	V	
	• Buck mode ($V_{SUP_UV_7} \ge V_{SUP} \ge 4.5 V$)	V _{PRE_UV_4P3}	V _{SUP} – R _{DS(on)_PRE} * I _{PRE}	_	V	
	 Boost mode (V_{SUP} ≥ 2.7 V) 	6.0	-	7.0	V	
PRE	V _{PRE} maximum output current capability					
	• Buck or boost with V _{SUP} > V _{SUP_UV_7}	2.0	-	-	A	[4]
	• Buck with $V_{SUP_UV_7} \ge V_{SUP} \ge 4.5 V$	0.5	2.0	-	A	[4]
	• Boost with $V_{SUP_UV_7} \ge V_{SUP} \ge 6.0 V$	2.0	-	-	A	[4]
	• Boost with 6.0 V \ge V _{SUP} \ge 4.0 V	1.0	-	-	A	[4]
	• Boost with 4.0 V \ge V _{SUP} \ge 2.7 V	0.3	-	-	A	[4]
PRE_LIM1	SW_PRE output current limitation in buck-boost mode ($V_{SUP} \le 28 \text{ V}$)	3.5	-	-	A	
PRE_LIM2	SW_PRE output current limitation in buck mode $(V_{SUP} \le 28 \text{ V})$	2.5	—	-	A	
PRE_OC	SW_PRE overcurrent detection threshold in buck mode ($V_{SUP} \le 28 \text{ V}$)	4.5	—	-	A	
V _{PRE_UV}	V _{PRE} undervoltage detection threshold (falling)	5.5	-	6.0	V	
V _{PRE_UV_HYST}	V _{PRE} undervoltage hysteresis	0.05	_	0.15	V	[5]

35FS4500-35FS6500

Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

 $T_A = -40$ °C to 150 °C, unless otherwise specified. $V_{SUP} = V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground. When 28 V < V_{SUP} < 36 V, thermal dissipation must be considered (see <u>Figure 30</u>).

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
VPRE_UV_4P3	V _{PRE} shut-off threshold (falling – buck and buck/ boost)	4.1	—	4.5	V	
VPRE_UV_4P3_HYST	V _{PRE} shut-off hysteresis	0.05	—	0.15	V	[5]
R _{DSON_PRE}	V_{PRE} pass transistor on resistance with $V_{\text{SUP}} \leq 28 \text{ V}$	—	—	200	mΩ	
	V _{PRE} line regulation	—	20	_	mV	[5]
LOR _{VPRE_BUCK}	V _{PRE} load regulation for C _{OUT_VPRE} = 57 μF • I _{PRE} from 50 mA to 2.0 A - buck mode	_	100	_	mV	[5]
LOR _{VPRE_BOOST}	V_{PRE} load regulation for C_{OUT_VPRE} = 57 µF • I_{PRE} from 50 mA to 2.0 A - boost mode	_	500	_	mV	[5]
V _{PRE_LL_H} V _{PRE_LL_L}	V _{PRE} pulse skipping thresholds	_	200 180	_	mV	
T _{WARN_PRE}	V _{PRE} thermal warning threshold	-	125	—	°C	
T _{SD_PRE}	V _{PRE} thermal shutdown threshold	180	—	—	°C	
T _{SD_PRE_HYST}	V _{PRE} thermal shutdown hysteresis	—	10	—	°C	[5]
V _{G_LS_OH}	LS gate driver high output voltage (I _{OUT} = 50 mA)	V _{PRE} – 1	_	V _{PRE}	V	
V _{G_LS_OL}	LS gate driver low level (I _{OUT} = 50 mA)	—	—	0.5	V	
I _{G_LS}	LS gate driver current capability	-	300	—	mA	
R _{G_SHORT}	GATE_LS pin short to GND resistance to detect buck mode only	—	—	10	Ω	
V _{core} voltage regulato	r		I	I		
V _{CORE_FB}	V _{CORE} feedback input voltage	0.784	0.8	0.816	V	
PD_CORE	V_{CORE} internal pull-down current (active when $V_{\text{COR E}}$ is enabled)	5.0	12	25	mA	
I _{CORE}	V _{CORE} output current capability in normal mode					
	• 35FS450x	—	_	0.5	A	
	• 35FS650x	—	—	0.8	A	
	• 35FS651x	—	—	1.5	A	
I _{CORE_LIM}	V _{CORE} output current limitation					
	• 35FS450x	0.55	—	1.7	A	
	• 35FS650x	1.0	—	2.0	A	
	• 35FS651x	1.8	—	2.8	А	
R _{DSON_CORE}	V _{CORE} pass transistor on resistance	-	—	200	mΩ	
FS65_LOR _{VCORE_1.2}	$\label{eq:V_CORE} \begin{array}{l} V_{CORE} \mbox{ transient load regulation} - 1.2 \mbox{ V range} \\ C_{OUT_VCORE} = 40 \ \mu\mbox{F}, \mbox{ I}_{CORE} = 10 \ m\mbox{A to } 1.5 \ \mbox{A}, \\ dI_{CORE}/dt \leq 2.0 \ \mbox{A/}\mu\mbox{s} \end{array}$	-60	_	60	mV	[4]
FS65_LOR _{VCORE_3.3}	$\label{eq:V_CORE} \begin{array}{l} V_{CORE} \mbox{ transient load regulation} - 3.3 \mbox{ V range} \\ C_{OUT_VCORE} = 40 \ \mu\mbox{F}, \mbox{ I}_{CORE} = 10 \ m\mbox{A to } 1.5 \ \mbox{A}, \\ dI_{CORE}/dt \leq 2.0 \ \mbox{A/}\mu\mbox{s} \end{array}$	-100	_	100	mV	[4]
FS65_LOR _{VCORE_5}	$\label{eq:V_CORE} \begin{array}{l} V_{CORE} \mbox{ transient load regulation} - 5.0 \mbox{ V range} \\ C_{OUT_VCORE} = 20 \ \mu\mbox{F}, \mbox{ I}_{CORE} = 10 \ m\mbox{A to } 0.8 \ \mbox{A}, \\ dI_{CORE}/dt \leq 2.0 \ \mbox{A}/\mu\mbox{s} \end{array}$	-150	_	150	mV	[4]
FS45_LOR _{VCORE_1.2}	V _{CORE} transient load regulation – 1.2 V range	-60		60	mV	[4]

35FS4500-35FS6500

© 2024 NXP B.V. All rights reserved.

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
	C_{OUT_VCORE} = 20 µF, I _{CORE} = 10 mA to 0.2 A, dI _{CORE} /dt ≤ 0.5 A/µs					
FS45_LOR _{VCORE_3.3}	V_{CORE} transient load regulation – 3.3 V range C_{OUT_VCORE} = 20 µF, I _{CORE} = 10 mA to 0.35 A, dI _{CORE} /dt ≤ 0.5 A/µs	-100	-	100	mV	[4]
FS45_LOR _{VCORE_5}	$\label{eq:V_CORE} \begin{array}{l} V_{CORE} \mbox{ transient load regulation} - 5.0 \mbox{ V range} \\ C_{OUT_VCORE} = 20 \ \mu\mbox{F}, \ \mbox{I}_{CORE} = 10 \ \mbox{mA to } 0.5 \ \mbox{A}, \\ \mbox{dI}_{CORE} \slashed{/dt} \leq 0.5 \ \mbox{A/} \mbox{\mus} \end{array}$	-150	—	150	mV	[4]
V _{CORE_LL_H} V _{CORE_LL_L}	V _{CORE} pulse skipping thresholds		180 160	_	mV	
T _{WARN_CORE}	V _{CORE} thermal warning threshold	_	125	_	°C	
T _{SD_CORE}	V _{CORE} thermal shutdown threshold	180	_	_	°C	
T _{SD_CORE_HYST}	V _{CORE} thermal shutdown hysteresis	_	10	_	°C	[4]
V _{CCA} voltage regulate	or			I]
V _{CCA}	V _{CCA} output voltage					
	5.0 V config. with Internal ballast at 100 mA	4.95	5.0	5.05	V	[6]
	5.0 V config with external ballast at 200 mA	4.9	5.0	5.1	V	[6]
	• 5.0 V config with external ballast at 300 mA	4.85	5.0	5.15	V	[6]
	• 3.3 V config with Internal ballast at 100 mA	3.267	3.3	3.333	V	[6]
	• 3.3 V config with external ballast at 200 mA	3.234	3.3	3.366	V	[6]
	• 3.3 V config with external ballast at 300 mA	3.201	3.3	3.399	V	[6]
	V _{CCA} output current (int. MOSFET)	_	_	100	mA	
I _{CCA_OUT}	V _{CCA} output current (external PNP)	_	_	300	mA	
I _{CCA_LIM_INT}	V _{CCA} output current limitation (int. MOSFET)	100	_	675	mA	
I _{CCA_LIM_OUT}	V _{CCA} output current limitation (external PNP)	300	_	675	mA	
I _{CCA_LIM_FB}	V _{CCA} output current limitation foldback	60	_	240	mA	
V _{CCA_LIM_FB}	V _{CCA} output voltage foldback threshold	0.6	_	1.2	V	
V _{CCA_LIM_HYST}	V _{CCA} output voltage foldback hysteresis	0.03	_	0.3	V	
I _{CCA_BASE_SC} I _{CCA_BASE_SK}	V _{CCA} base current capability	20	-20 65	-30 	mA	
T _{WARN_CCA}	V _{CCA} thermal warning threshold (int. MOSFET only)	—	125	—	°C	
TSD _{CCA}	V_{CCA} thermal shutdown threshold (int. <code>MOSFET</code> only)	180	—	—	°C	
TSD _{CCA_HYST}	V _{CCA} thermal shutdown hysteresis	—	10	—	°C	[5]
LOR _{VCCA}	V _{CCA} static load regulation					
	• I _{CCA} = 10 mA to 100 mA (internal MOSFET)	—	15	—	mV	[5]
	• I _{CCA} = 10 mA to 300 mA (external ballast)	—	15	—	mV	[5]
LORT _{VCCA}	V _{CCA} transient load regulation					
	• I _{CCA} = 10 mA to 100 mA (internal MOSFET)	_	_	1.0	%	[5]

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
	• I _{CCA} = 10 mA to 300 mA (external ballast)	_	_	1.0	%	[5]
R _{PD_CCA}	V_{CCA} internal pull-down resistor (active when V_{CCA} is disabled)	50	_	170	Ω	
V _{AUX} voltage regula	ator					
V _{AUX_5}	V _{AUX} output voltage (5.0 V configuration)	4.85	5.0	5.15	V	
V _{AUX_33}	V _{AUX} output voltage (3.3 V configuration)	3.2	3.3	3.4	V	
V _{AUX_TRK}	V_{AUX} tracking error (V_{AUX_5} and V_{AUX_33})	-15	_	+15	mV	
I _{AUX_OUT}	V _{AUX} output current	_	—	400	mA	
I _{AUX_LIM}	V _{AUX} output current limitation	400	_	800	mA	
I _{AUX_LIM_FB}	V _{AUX} output current limitation foldback	60	_	240	mA	
V _{AUX_LIM_FB}	V _{AUX} output voltage foldback threshold	0.6	_	1.2	V	
V _{AUX_LIM_HYST}	V _{AUX} output voltage foldback hysteresis	0.03	_	0.3	V	
I _{AUX_BASE_SC} I _{AUX_BASE_SK}	V _{AUX} base current capability	— 7.0	-15 30	-7.0 	mA	
TSD _{AUX}	V _{AUX} thermal shutdown threshold	180	_	_	°C	
TSD _{AUX_HYST}	V _{AUX} thermal shutdown hysteresis	_	10	_	°C	[5]
LOR _{VAUX}	V_{AUX} static load regulation ($I_{AUX_{OUT}}$ = 10 mA to 400 mA)	—	15	—	mV	[5]
LORT _{VAUX}	V _{AUX} transient load regulation • I _{AUX_OUT} = 10 mA to 400 mA	—	—	1.0	%	[5]
R _{PD_AUX}	V_{AUX} internal pull-down resistor (active when V_{AUX} is disabled)	50	—	170	Ω	
CAN_5V voltage re	gulator		I	I		
V _{CAN}	V _{CAN} output voltage V _{SUP} > 6.0 V in buck mode V _{SUP} > V _{SUP_UV_L} in boost mode	4.8	5.0	5.2	V	
I _{CAN_OUT}	V _{CAN} output current	_	_	100	mA	
I _{CAN_LIM}	V _{CAN} output current limitation	100	_	250	mA	
TSD _{CAN}	V _{CAN} thermal shutdown threshold	180	_	—	°C	
TSD _{CAN_HYST}	V _{CAN} thermal shutdown hysteresis	_	10	_	°C	[5]
V _{CAN_UV}	V _{CAN} undervoltage detection threshold	4.25	_	4.8	V	
 V _{CAN_UV_HYST}	V _{CAN} undervoltage hysteresis	0.07		0.22	V	
V _{CAN_OV}	V _{CAN} overvoltage detection threshold (rising)	5.2	_	5.85	V	
 V _{CAN_OV_HYST}	V _{CAN} overvoltage hysteresis	0.07	_	0.22	V	
LOR _{VCAN}	V _{CAN} transient load regulation I_{CAN OUT} = 0 mA to 50 mA 	—	100	—	mV	[5]

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
VKAM voltage r	egulator		I			
V _{KAM}	V _{KAM} output voltage	3.0	3.5	4.0	V	
I _{KAM_OUT}	V _{KAM} output current	_	_	3.0	mA	
I _{KAM_LIM}	V _{KAM} output current limitation	4.0	—	10.0	mA	
I _{SUP_KAM}	V_{KAM} current consumption from V_{SUP3}					
	• I _{KAM_OUT} = 0 mA	_	_	25	μA	
	• I _{KAM_OUT} < 1.0 mA	_	_	150	μA	
	 1.0 mA < I_{KAM_OUT} < 3.0 mA 	_	_	2.15	mA	
Long duration t	imer		·			
I _{LDT}	Timer current consumption (from V _{SUP3})	_	5.0	10	μA	

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Fail-safe machine vo	ltage supervisor	_		I	I	
V _{PRE_OV}	V _{PRE} overvoltage detection threshold	7.2	—	8.0	V	
V _{PRE_OV_HYST}	V _{PRE} overvoltage hysteresis	-	0.1	_	V	[5]
V _{CORE_FB_UV}	V _{CORE} FB undervoltage detection threshold	0.67	—	0.773	V	
V _{CORE_FB_UV_D}	V _{CORE} FB undervoltage detection threshold - degraded mode	0.45	—	0.58	V	
V _{CORE_FB_UV_HYST}	V _{CORE} FB undervoltage hysteresis	10	—	27	mV	[5]
V _{CORE_FB_OV}	V _{CORE} FB overvoltage detection threshold	0.84	_	0.905	V	
V _{CORE_FB_OV_HYST}	V _{CORE} FB overvoltage hysteresis	10	—	30	mV	[5]
V _{CORE_FB_DRIFT}	V _{CORE_FB} drift versus FCRBM	50	100	150	mV	
V _{CCA_UV_5}	V_{CCA} undervoltage detection threshold (5.0 V config)	4.5	—	4.75	V	
V _{CCA_UV_5D}	V _{CCA} undervoltage detection threshold (degraded 5.0 V)	3.0	—	3.2	V	
V _{CCA_UV_33}	V_{CCA} undervoltage detection threshold (3.3 V config)	3.0	_	3.2	V	
V _{CCA_OV_5}	V_{CCA} overvoltage detection threshold (5.0 V config)	5.25	—	5.5	V	
V _{CCA_OV_33}	V_{CCA} overvoltage detection threshold (3.3 V config)	3.4	—	3.6	V	
V _{CCA_5_HYST}	V_{CCA} undervoltage and overvoltage hysteresis (5.0 V config)	_	0.105	—	V	[5]
V _{CCA_33_HYST}	V _{CCA} undervoltage and overvoltage hysteresis (3.3 V config)	-	0.07	_	V	[5]
V _{AUX_UV_5}	V _{AUX} undervoltage detection threshold (5.0 V config)	4.5	_	4.75	V	
V _{AUX_UV_5D}	V _{AUX} undervoltage detection threshold (degraded 5.0 V)	3.0	—	3.2	V	
V _{AUX_UV_33}	V_{AUX} undervoltage detection threshold (3.3 V config)	3.0	—	3.2	V	
V _{AUX_OV_5}	V_{AUX} overvoltage detection threshold (5.0 V config)	5.25	—	5.5	V	
V _{AUX_OV_33}	V_{AUX} overvoltage detection threshold (3.3 V config)	3.4	—	3.6	V	
V _{AUX_5_HYST}	V _{AUX} undervoltage and overvoltage hysteresis (5.0 V config)	-	0.105	-	V	[5]
V _{AUX_33_HYST}	V _{AUX} undervoltage and overvoltage hysteresis (3.3 V config)	_	0.07	—	V	[5]

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Fail-safe outputs						
V _{RSTB_OL}	Reset low output level (I_RSTB = 2.0 mA)	_	_	0.5	V	
I _{RSTB_LIM}	Reset output current limitation	11	_	25	mA	
V _{RSTB_IL}	Reset low level detection threshold (falling)	1.0	_	—	V	
V _{RSTB_IH}	Reset high level detection threshold (rising)	—	—	2.0	V	
V _{RSTB_HYST}	Reset hysteresis	200	—	—	mV	
RSTB _{PULL-DOWN}	RSTB pull-down resistor	-	1.0	—	MΩ	
V _{FS0B_OL}	FS0B low output level (I_FS0B = 2.0 mA)	-	_	0.5	V	
I _{FS0B_LIM}	FS0B output current limitation	4.0	—	16	mA	
V _{FS0B_IL}	FS0B low level detection threshold (falling)	1.0	_	—	V	
V _{FS0B_IH}	FS0B high level detection threshold (rising)	-	—	2.0	V	
V _{FS0B_HYST}	FS0B hysteresis	100	—	—	mV	
FS0B _{PULL-DOWN}	FS0B pull-down resistor	—	4.0	—	MΩ	
V _{FS1B_OL}	FS1B low output level (I_FS1B = 2.0 mA)	_	—	0.5	V	
I _{FS1B_LIM}	FS1B output current limitation	4.0	—	16	mA	
V _{FS1B_IL}	FS1B low level detection threshold (falling)	1.0	_	_	V	
V _{FS1B_IH}	FS1B high level detection threshold (rising)	-	—	2.0	V	
V _{FS1B_HYST}	FS1B hysteresis	100	_	_	mV	
FS1B _{PULL-DOWN}	FS1B pull-down resistor	-	4.0	_	MΩ	
Fail-safe pull-up			I	I	I	I
I _{VPU_FS}	VPU_FS circuitry consumption	—	5.0	10	μA	
V _{VPU_FS_TH}	VPU_FS falling threshold to assert FS1B (FS1B_ trig)	2.9	3.2	3.5	V	
R _{VPU_FS}	Resistor between VPRE and VPU_FS	-	1.0	1.5	kΩ	[5]
Digital input		1	I	I	1	
V _{IO_IH}	Digital high input voltage level (IO_0, IO_4, IO_5)	2.6	—	—	V	
V _{IO23_IH}	Digital high input voltage level (IO_2, IO_3)	2.0	—	—	V	
V _{IO_IL}	Digital low input voltage level (IO_0, IO_4, IO_5)	-	—	2.1	V	
V _{IO_HYST}	Input voltage hysteresis (IO_0, IO_4, IO_5)	50	120	500	mV	[5]
V _{IO23_IL}	Digital low input voltage level (IO_2, IO_3)	-	—	0.9	V	
V _{IO23_HYST}	Input voltage hysteresis (IO_2, IO_3)	200	450	700	mV	[5]
IIO_IN_2:4	Input current for IO_2, IO_3 and IO_4	-5.0	—	5.0	μA	
	Input current for IO_0:5 in LPOFF	-1.0	—	1.0	μA	
Analog input - mult	i-purpose IOs					
VIO_ANA_WD	Measurable input voltage (wide range)	3.0	_	19	V	
V _{IO_ANA_TG}	Measurable input voltage (tight range)	3.0	_	9.0	V	
I _{IO_IN_ANA}	Input current for IO_0 and IO_5	-5.0	_	100	μA	[7]

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Output gate driver (IO_4)			I		
V _{IO4_OH}	High output level at I _{IO4_OUT} = -2.0 mA	V _{PRE} – 1.5	_	V _{PRE}	V	
V _{IO4_OL}	Low output level at I _{IO4_OUT} = +2.0 mA	0.0	_	1.0	V	
V _{IO4_OUT_SK}	Output current capability	2.0	_	_	mA	
V _{IO4_OUT_SC}		—	—	-2.0		
Analog multiplexer						
V _{AMUX_ACC}	Voltage sense accuracy (V_{SNS}, IO_0, IO_5) using 5.1 $k\Omega$ resistor	-5.0	_	5.0	%	[8]
V _{AMUX_WD_5}	Divider ratio (wide input voltage range) at V_{DDIO} = 5.0 V	-	5.0	—		[9]
V _{AMUX_WD_3P3}	Divider ratio (wide input voltage range) at V _{DDIO} = 3.3 V	-	7.0	—		[9]
V _{AMUX_TG_5}	Divider ratio (tight input voltage range) at V _{DDIO} = 5.0 V	_	2.0	—		
V _{AMUX_TG_3P3}	Divider ratio (tight input voltage range) at V _{DDIO} = 3.3 V	_	3.0	—		
V _{AMUX_REF}	Internal voltage reference	2.462	2.5	2.538	V	
V _{AMUX_TP_CO}	Internal temperature sensor coefficient	—	9.9	_	mV/°C	[5]
V _{AMUX_TP}	Temperature sensor MUX_OUT output voltage (at T_J = 165 °C)	2.08	2.15	2.22	V	
Interrupt					L.	
V _{INTB_OL}	Low output level (I _{INT} = 2.5 mA)	_	_	0.5	V	
R _{PU_INT}	Internal pull-up resistor (connected to VDDIO)	—	10	_	ΚΩ	
I _{INT_LK}	Input leakage current	—	—	1.0	μA	
Digital interface			-			
MISO _H	High output level on MISO (I _{MISO} = 1.5 mA)	V _{DDIO} - 0.4	_	_	V	
MISOL	Low output level on MISO (I _{MISO} = 2.0 mA)	_	-	0.4	V	
I _{MISO}	Tri-state leakage current (V _{DDIO} = 5.0 V)	-5.0	-	5.0	μA	
V _{DDIO}	Supply voltage for MISO output buffer	3.0	-	5.5	V	
IV _{DDIO}	Current consumption on VDDIO	_	1.0	3.0	mA	
SPI _{LK}	SCLK, NCS, MOSI input current	-1.0	_	1.0	μA	
V _{SPI_IH}	SCLK, NCS, MOSI high input threshold	2.0	—	_	V	
V _{SPI_IL}	SCLK, NCS, MOSI low input threshold	_	_	0.8	V	
R _{SPI}	NCS, MOSI internal pull-up (pull-up to VDDIO)	200	400	800	ΚΩ	
Debug		1	1		I	
V _{DEBUG_IL}	Low input voltage threshold	2.1	2.35	2.8	V	
V _{DEBUG_IH}	High input voltage threshold	4.35	4.6	4.97	V	
I _{DEBUG_LK}	Input leakage current	-10	_	10	μA	-

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes	
CAN transceiver (FI CAN logic input pin						·	
V _{TXD_IH}	TXD high input threshold	$0.7 \times V_{DDIO}$	—	_	V		
V _{TXD_IL}	TXD low input threshold	—	—	0.3 × V _{DDIO}	V		
TXD _{PULL-UP}	TXD main device pull-up	20	33	50	ΚΩ		
TXD _{LK}	TXD input leakage current, V _{TXD} = V _{DDIO}	-1.0	—	1.0	μA		
CAN logic output pi	n (RXD)						
V _{RXD_OL1}	Low level output voltage (I_{RXD} = 250 µA)	_	-	0.4	V		
V _{RXD_OL2}	Low level output voltage (I _{RXD} = 1.5 mA)	_	_	0.9	V		
VOUT _{HIGH}	High level output voltage (I_{RXD} = -250 µA, V_{DDIO} = 3.0 V to 5.5 V)	V _{DDIO} – 0.4	—	-	V	V	
CAN output pins (C	ANH, CANL)	1	-	I			
V _{DIFF_COM_MODE}	Differential input comparator common mode range in normal mode	-20	_	20	V		
V _{IN_DIFF}	Differential input voltage threshold in normal mode	0.5	—	0.9	V		
VDIFF_COM_SLEEP	Differential input comparator common mode range in sleep mode	-12	—	12	V		
VIN_DIFF_SLEEP	Differential input voltage threshold in sleep mode	0.4	-	1.1	V		
V _{IN_HYST}	Differential input hysteresis (in TX, RX mode)	50	—	_	mV		
R _{IN_CHCL}	CANH, CANL input resistance	5.0	_	50	kΩ		
R _{IN_DIFF}	CAN differential input resistance	10	-	100	kΩ		
R _{INSLEEP}	CANH, CANL input resistance device supplied and in CAN sleep mode	5.0	—	50	kΩ		
R _{IN_MATCH}	Input resistance matching	-3.0	_	3.0	%		
V _{CANH}	CANH output voltage (45 Ω < R _{BUS} < 65 Ω)						
TXD_IH TXD_IL TXD_IL TXD_IL TXD_UL-UP TXD_K TXD_IK TXD_OL1 TRXD_OL2 TOUTHIGH TRXD_OL2 TOUTHIGH TRXD_OL2 TOUTHIGH TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_OL2 TRXD_TRXD_T TRXD_TRXD_T TRXD_TRXD_T TRXD	TX dominant state	2.75	-	4.5	V		
	TX recessive state	2.0	2.5	3.0	V		
V _{CANL}	CANL output voltage (45 Ω < R _{BUS} < 65 Ω)		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
	TX dominant state	0.5	_	2.25	V		
	TX recessive state	2.0	2.5	3.0	V		
V _{CAN_SYM}	CAN dominant voltage symmetry (V _{CANL} + V _{CANH})	4.5	5.0	5.5	V		
V _{OH} -V _{OL}	Differential output voltage						
	• TX dominant state (45 Ω < R _{BUS} < 65 Ω)	1.5	2.0	3.0	V		
	TX recessive state	-50	0.0	50	mV		
I _{CANL-SK}	CANL sink current under short-circuit condition $(V_{CANL} \le 12 \text{ V}, \text{ CANL driver ON, TXD low})$	40	—	100	mA		
I _{CANH-SC}	CANH source current under short-circuit condition $(V_{CANH} = -2.0 \text{ V}, \text{ CANH driver ON, TXD low})$	-100	—	-40	mA		
V _{CANLP}	CANL, CANH output voltage in sleep modes. No termination load.	-0.1	0.0	0.1	V		

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 5. Static electrical characteristics...continued

T_A = -40 °C to 150 °C, unless otherwise specified. V_{SUP} = V_{SUP} UV L to 36 V, unless otherwise specified. All voltages referenced to ground. When 28 V < V_{SUP} < 36 V, thermal dissipation must be considered (see Figure 30).

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
I _{CAN}	CANH, CANL input current, device unsupplied, $(V_{CANH}, V_{CANL} = 5.0 \text{ V})$					
	+ V_{SUP} and V_{CAN} connected to GND	-10	—	10	μA	[10]
	- V_{SUP} and V_{CAN} connected to GND via 47 k $\!\Omega$ resistor	-10	—	10	μA	[10]
T _{OT}	Overtemperature detection	180	_	—	°C	
T _{HYST}	Overtemperature hysteresis	—	—	20	°C	

Long duration timer and VKAM disable [1]

[2] [3]

 $\begin{array}{l} V_{SUP_UV_LB} = V_{PRE_UV_4P3} + R_{DSON_PRE} * I_{PRE} \\ V_{SUP} \text{ min to guarantee } V_{KAM} \text{ and main logic supply in LPOFF} \end{array}$

Guaranteed by characterization Guaranteed by design External PNP gain within 150 to 450 [4] [5]

[6]

[7]

Valid for $V_{SUP3} \ge 10_5$ If a higher resistor value than recommended is used, the accuracy degrades. [8]

[9] Wide range accuracy for input voltage from 9.0 V to 19 V
 [10] Guaranteed by design and characterization


Dynamic electrical characteristics 10

Table 6. Dynamic electrical characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Digital interfa	ce timing	1			I	
f _{SPI}	SPI operation frequency (50 % DC)	0.5	—	8.0	MHz	
t _{MISO_TRANS}	MISO transition speed, 20 – 80 %					
	• V _{DDIO} = 5.0 V, C _{LOAD} = 50 pF	5.0	—	30	ns	
	• V _{DDIO} = 5.0 V, C _{LOAD} = 150 pF	5.0	—	50	ns	
t _{CLH}	Minimum time SCLK = HIGH	62	_	_	ns	
t _{CLL}	Minimum time SCLK = LOW	62	—	—	ns	
t _{PCLD}	Propagation delay (SCLK to data at 10 % of MISO rising edge)	—	_	30	ns	
t _{CSDV}	NCS = low to data at MISO active	—	-	75	ns	
t _{SCLCH}	SCLK low before NCS low (setup time SCLK to NCS change H/L)	75	_	—	ns	
t _{HCLCL}	SCLK change L/H after NCS = low	75	—	—	ns	
t _{SCLD}	SDI input setup time (SCLK change H/L after MOSI data valid)	40	_	—	ns	
t _{HCLD}	SDI input hold time (MOSI data hold after SCLK change H/L)	40	—	—	ns	
t _{SCLCL}	SCLK low before NCS high	100	-	—	ns	
t _{HCLCH}	SCLK high after NCS high	100	_	_	ns	
t _{PCHD}	NCS L/H to MISO at high-impedance	—	—	75	ns	
t _{ONNCS}	NCS min. high time	500	_	—	ns	
t _{NCS_MIN}	NCS filter time	10	_	40	ns	

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 6. Dynamic electrical characteristics ... continued



Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 6. Dynamic electrical characteristics ... continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Fail-safe outp	ut					
t _{RSTB_FB}	RSTB feedback filter time	8.0	_	15	μs	
t _{FS0B_FB}	FS0B feedback filter time	8.0	—	15	μs	
t _{FS1B_FB}	FS1B feedback filter time	8.0	—	15	μs	
t _{RSTB_BLK}	RSTB feedback blanking time	180	_	320	μs	
t _{FS0B_BLK}	FS0B feedback blanking time	180	—	320	μs	
t _{FS1B_BLK}	FS1B feedback blanking time	180	—	320	μs	
t _{RSTB_POR}	Reset delay time (after a power on reset or from LPOFF)	12.5	16.5	24.3	ms	[1]
t _{RSTB_LG}	Reset duration (long pulse)	8.0	—	10	ms	
t _{RSTB_ST}	Reset duration (short pulse)	1.0	—	1.3	ms	
t _{RSTB_IN}	External reset delay time	8.0	—	15	μs	
t _{DIAG_SC}	Fail-safe output diagnostic counter (RSTB, FS0B, FS1B)	500	—	800	μs	
V _{SENSE} voltag	e supply					
t _{VSNS_UV}	V _{SNS} undervoltage filtering time	1.0	_	3.0	μs	
V _{SUP} voltage	supply				I	
t _{VSUP_IPFF}	I _{PFF} input voltage filtering time	1.0	_	5.0	μs	
C _{SUP}	Minimum capacitor on V _{SUP}	47	_	_	μF	
V _{PRE} voltage	pre-regulator	I			I	
f _{SW_PRE}	V _{PRE} switching frequency	412	437.5	463	kHz	
t _{SW_PRE}	V _{SW_PRE} on and off switching time	_	_	30	ns	[2]
t _{PRE_SOFT}	V _{PRE} soft start duration (C _{OUT_VPRE} ≤ 100 μF)	500	_	700	μs	
t _{PRE_BLK_LIM}	V _{PRE} current limitation blanking time	200	_	600	ns	
t _{IPRE_OC}	V _{PRE} overcurrent filtering time	30	_	120	ns	[2]
t _{PRE_UV}	V _{PRE} undervoltage filtering time	20	_	40	μs	
t _{PRE_UV_4p3}	Vpre shutoff filtering time	3.0	_	7.0	μs	
d _{IPRE/DT}	V _{PRE} load regulation variation	_	_	25	A/ms	[2]
t _{PRE_WARN}	V _{PRE} thermal warning filtering time	30	_	40	μs	
t _{PRE_TSD}	V _{PRE} thermal detection filtering time	1.0	—	3.0	μs	
t _{LS_RISE/FALL}	LS gate voltage switching time (I _{OUT} = 300 mA)	_	_	50	ns	
t _{BBTO}	GATE_LS boost transistor timeout detection	_	120	_	us	
V _{core} voltage	regulator				I	
t _{CORE_BLK_LIM}	V _{CORE} current limitation blanking time	20	_	40	ns	
f _{SW_CORE}	V _{CORE} switching frequency	2.2	2.34	2.48	MHz	
t _{SW_CORE}	V _{SW_CORE} on and off switching time	_	_	12	ns	
V _{CORE_SOFT}	V _{CORE} soft start (C _{OUT_VCORE} = 100 µF max)	—	—	10	V/ms	
t _{CORE_WARN}	V _{CORE} thermal warning filtering time	30	_	40	μs	
t _{CORE_TSD}	V _{CORE} thermal detection filtering time	1.0	_	3.0	μs	

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 6. Dynamic electrical characteristics ... continued

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V _{CCA} voltage r	regulator					
t _{CCA_LIM}	V _{CCA} output current limitation filter time	1.0	—	3.0	μs	
t _{CCA_LIM_OFF1}	V _{CCA} output current limitation duration	10	_	15	ms	
t _{CCA_LIM_OFF2}		50		60		
t _{CCA_WARN}	V _{CCA} thermal warning filtering time (int. MOSFET)	30	_	40	μs	
t _{CCA_TSD}	V _{CCA} thermal detection filter time (int. MOSFET)	1.0	_	3.0	μs	
dl _{LOAD} /dt	V _{CCA} load transient		2.0		A/ms	[2]
V _{CCA_SOFT}	V _{CCA} soft start (5.0 V and 3.3 V)	—	—	50	V/ms	
V _{AUX} voltage r	regulator					
t _{AUX_LIM}	V _{AUX} output current limitation filter time	1.0	—	3.0	μs	
t _{AUX_LIM_OFF1}	V _{AUX} output current limitation duration	10	—	15	ms	
t _{AUX_LIM_OFF2}		50		60		
t _{AUX_TSD}	V _{AUX} thermal detection filter time	1.0		3.0	μs	[0]
dl _{AUX} /dt	V _{AUX} load transient		2.0		A/ms	[2]
V _{AUX_SOFT}	V _{AUX} soft start (5.0 V and 3.3 V)	_	—	50	V/ms	
CAN_5V volta	ge regulator					
t _{CAN_LIM}	Output current limitation filter time	2.0	_	4.0	μs	
t _{CAN_TSD}	V _{CAN} thermal detection filter time	1.0	—	3.0	μs	
t _{CAN_UV}	V _{CAN} undervoltage filtering time	4.0	—	7.0	μs	
t _{CAN_OV}	V _{CAN} overvoltage filtering time	100	—	200	μs	
dI _{CAN} /dt	V _{CAN} load transient	_	100	—	A/ms	[2]
Fail-safe mach	nine voltage supervisor				·	
t _{PRE_OV}	V _{PRE} overvoltage filtering time	128	_	234	μs	
t _{PRE_OV_R}	V _{PRE} overvoltage reaction time	_	—	314	μs	
t _{CORE_UV}	V _{CORE} FB undervoltage filtering time	4.0	_	10	μs	
t _{CORE_UV_R}	V _{CORE} FB undervoltage reaction time	_	_	15	μs	
t _{CORE_OV}	V _{CORE} FB overvoltage filtering time	128	_	234	μs	
t _{CORE_OV_R}	V _{CORE} FB overvoltage reaction time	_	_	314	μs	
t _{CCA_UV}	V _{CCA} undervoltage filtering time	4.0	_	10	μs	
t _{CCA_UV_R}	V _{CCA} undervoltage reaction time	_	_	15	μs	
t _{CCA_OV}	V _{CCA} overvoltage filtering time	128	_	234	μs	
t _{CCA_OV_R}	V _{CCA} overvoltage reaction time		_	314	μs	
t _{AUX_UV}	V _{AUX} undervoltage filtering time	4.0	_	10	μs	
t _{AUX_UV_R}	V _{AUX} undervoltage reaction time		_	15	μs	
t _{AUX_OV}	V _{AUX} overvoltage filtering time	128	_	234	μs	
t _{AUX_OV_R}	V _{AUX} overvoltage reaction time	_	_	314	μs	
	multi-purpose ios	1	1	1		
F _{IO_IN}	Digital input frequency range	0.0	_	100	kHz	

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 6. Dynamic electrical characteristics ... continued

 $T_A = -40$ °C to 150 °C, unless otherwise specified. $V_{SUP} = V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground. When 28 V < V_{SUP} < 36 V, thermal dissipation must be considered (see Figure 30).

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Analog multip	blexer					
t _{MUX_READY}	SPI selection to data ready to be sampled on Mux_out • V _{DDIO} = 5.0 V, C _{MUX_OUT} = 1.0 nF	_	—	10	μs	
Interrupt		1	I		I	
t _{INTB_LG}	INTB pulse duration (long)	90	100	_	μs	
t _{INTB_ST}	INTB pulse duration (short)	20	25	—	μs	
Long duration	n timer	-			I	
CLK _{LDT}	Long duration timer oscillator	30802	32768	34734	Hz	
CLK _{LDT_%}	Long duration timer oscillator accuracy					
	 from –40 °C to 150 °C 	-6.0	_	6.0	%	
	 from –20 °C to 85 °C and calibration 	-2.0	_	2.0	%	
CAN dynamic	characteristics (FD 2.0 Mbit/s)	1	I		I	l
t _{DOUT}	TXD dominant state timeout	0.8	_	5.0	ms	
t _{DOM}	Bus dominant clamping detection	0.8	_	5.0	ms	
t _{LOOP}	 Propagation loop delay TXD to RXD • R_{LOAD} = 120 Ω, C between CANH and CANL = 100 pF, C at RxD < 15 pF 	-	-	255	ns	
t _{1PWU}	First pulse wake-up time	0.5	_	3.5	μs	
t _{3PWU}	Second and third pulse wake-up time	0.5	_	1.0	μs	
t _{3PTO1}	Multiple pulse wake-up timeout (short)	100	120	_	μs	
t _{3PTO2}	Multiple pulse wake-up timeout (long)	2400	2800	_	μs	
t _{CAN_READY}	Delay to enable CAN by SPI command (NCS rising edge) to CAN to transmit (device in normal mode and CAN interface in TX/RX mode)	-	-	100	μs	[3]
t _{BIT(BUS)}	Transmitted recessive bit width at 2.0 Mbit/s	435	—	530	ns	
t _{BIT(RXD)}	Received recessive bit width at 2.0 Mbit/s	400	—	550	ns	
t _{REC}	Receiver timing symmetry at 2.0 Mbit/s	-65	_	40	ns	

[1] This timing is not guaranteed in case of fault during startup phase (after power on reset of from LPOFF)

[2] Guaranteed by characterization

[3] For proper CAN operation, TXD must be set to high level before CAN enable by the SPI, and must remain high for at least T_{CAN_READY}.

11 Functional pin description

11.1 Introduction

The 35FS4500/35FS6500 is the fourth generation of the system basis chip, combining:

- High efficiency switching voltage regulator for MCU, and linear voltage regulators for integrated CAN FD interface
- External ICs such as sensors, accurate reference voltage for A to D converters, and keep alive memory supply in low-power mode for MCU static RAM
- Built-in CAN flexible data interface at 2.0 Mbit/s (ISO11898-2 and -5), with local and bus failure diagnostic, protection, and fail-safe operation mode

- Low-power mode, with ultra low-current consumption
- Various wake-up capabilities
- Long duration timer available in normal and low-power mode
- Enhanced safety features with multiple fail-safe outputs and a scheme to support ASIL D applications

11.2 Power supplies (VSUP1, VSUP2, VSUP3)

VSUP1 and VSUP2 are the input pins for the internal supply dedicated to the SMPS regulators. VSUP3 is the input pin for internal voltage reference. VSUP1, 2, and 3 are robust against ISO7637 pulses. VSUP1, 2, and 3 must be connected to the same supply (Figure 65).

11.3 V_{SENSE} input (VSENSE)

This pin must be connected to the battery line (before the reverse battery protection diode), via a serial resistor. It incorporates a threshold detector to sense the battery voltage, and provide a battery early warning. It also includes a resistor divider to measure VSENSE voltage via the MUX-OUT pin. the VSENSE pin is robust against ISO 7637 pulses.

11.4 Pre-regulator (VPRE)

A highly flexible SMPS pre-regulator is implemented in the 35FS4500/35FS6500. It can be configured as a *non-inverting buck-boost converter* (Figure 32) or *standard buck converter* (Figure 31), depending on the external configuration (connection of pin GATE_LS). The configuration is detected automatically during start-up sequence.

The SMPS pre-regulator is working in current mode control and the compensation network is fully integrated in the device. The high-side switching MOSFET is also integrated to make the current control easier. The pre-regulator delivers a typical output voltage of 6.5 V, which is used internally. Current limitation, overcurrent, overvoltage, and undervoltage detectors are provided. VPRE is enabled by default.

11.5 VCORE output (from 1.0 V to 5.0 V range)

The VCORE block of the FS6500 series is an SMPS regulator. The voltage regulator is a step down DC– DC converter operating in voltage control mode. The stability of the converter is done externally, by using the COMP_CORE pin. The VCORE block of the FS4500 series is a linear regulator. In this case, BOOT_CORE and COMP_CORE pins must be left open.

The output voltage of 35FS4500/35FS6500 is configurable to any voltage from a 1.0 V to 5.0 V range using an external resistor divider connected between VCORE and the feedback pin (FB_CORE) (as example in Figure 1, or Figure 65). Current limitation, overvoltage, and undervoltage detectors are provided. VCORE can be turned on or off via a SPI command, however it is not recommended to turn off VCORE with the SPI when VCORE is configured safety critical (both overvoltage and undervoltage have an impact on fail-safe outputs). VCORE overvoltage information disables VCORE. Diagnostics are reported in the dedicated register and generate an Interrupt. VCORE is enabled by default. For safety purpose, a second resistor bridge (R3/R4 duplicated) connected to FCRBM should be used to detect an external resistor drift.

11.6 VCCA output, 5.0 V or 3.3 V selectable

The VCCA voltage regulator is used to provide an accurate voltage output (5.0 V, 3.3 V) selectable through an external resistor connected to the SELECT pin.

The VCCA output voltage regulator can be configured using an internal transistor delivering very good accuracy (±1.0 % for 5.0 V and 3.3 V configurations), with a limited current capability (100 mA) for an analog to digital

converter, or with an external PNP transistor, giving higher current capability (up to 300 mA) with lower output voltage accuracy (±3.0 % for 300 mA) when using a local ECU supply.

Current limitation, overvoltage, and undervoltage detectors are provided. VCCA can be turned on or off via a SPI command, however it is not recommended to turn off VCCA with the SPI when VCCA is configured safety critical (both overvoltage and undervoltage have an impact on fail-safe outputs). VCCA overcurrent (with the use of external PNP only) and overvoltage information disables VCCA. Diagnostics are reported in the dedicated register and generate an Interrupt. VCCA is enabled by default.

11.7 VAUX output, 5.0 V or 3.3 V selectable

The VAUX pin provides an auxiliary output voltage (5.0 V, 3.3 V) selectable through an external resistor connected to SELECT pin. It uses an external PNP ballast transistor for flexibility and power dissipation constraints. The VAUX output voltage regulator can be used as *auxiliary supply* (local ECU supply) or *sensor supply* (external ECU supply) with the possibility to be configured as a tracking regulator following VCCA.

Current limitation, overvoltage, and undervoltage detectors are provided. VAUX can be turned on or off via a SPI command, however it is not recommended to turn off VAUX with the SPI when VAUX is configured safety critical (both overvoltage and undervoltage have an impact on fail-safe outputs). V_{AUX} overcurrent and overvoltage information disables VAUX, reported in the dedicated register, and generates an Interrupt. VAUX is enabled by default.

11.8 SELECT input pin

11.8.1 VCCA, VAUX voltage configuration

VCCA and VAUX output voltage configurations are set by connecting an external resistor between the SELECT pin and Ground or the SELECT pin and VPRE. According to the value of this resistor, the voltage of VCCA and VAUX are configured after each power on reset, and after a wake-up event when the device is in LPOFF. Information latches until the next hardware configuration read. Regulator voltage values can be read on the dedicated register via the SPI.

Table 7. V_{CCA}/V_{AUX} voltage selection


See Figure 67.

Note: If the SELECT pin is detected open, the VCCA and VAUX regulators start at their minimum output voltage 3.3 V.

V _{CCA} (V)	V _{AUX} (V)	R select	Recommended value
3.3	3.3	< 6.0 kΩ	5.1 kΩ ± 5.0 %
5.0	5.0	10.8 << 13.2 kΩ	12 kΩ ± 5.0 %
3.3	5.0	21.6 << 26.2 kΩ	24 kΩ ± 5.0 %
5.0	3.3	45.9 << 56.1 kΩ	51 kΩ ± 5.0 %

11.8.2 Deep fail-safe configuration

Deep fail-safe function is enabled when the SELECT pin is connected to ground and disabled when the SELECT pin is connected to VPRE. The configuration is done after each power on reset, and after a wake-up event when device is in LPOFF by both the main and the fail-safe logics. The Information is latched until the next hardware configuration read (Figure 9).



11.9 CAN_5V voltage regulator

The CAN_5V voltage regulator is a linear regulator dedicated to the internal CAN FD interface. An external capacitor is required. Current limitation, overvoltage, and undervoltage detectors are provided. If the internal CAN transceiver is not used, the CAN_5V regulator can supply an external load (<u>Section 12.7.6 "CAN_5V</u> voltage regulator"). CAN_5V is enabled by default.

11.10 Interrupt (INTB)

The INTB output pin generates a low pulse when an Interrupt condition occurs. The INTB behavior as well as the pulse duration are set through the SPI during INIT phase. INTB has an internal pull-up resistor connected to VDDIO.

11.11 CANH, CANL, TXD, RXD

These are the pins of the CAN FD physical interface. The CAN FD transceiver provides the physical interface between the CAN FD protocol controller of an MCU and the physical dual wires CAN bus. The CAN FD interface is connected to the MCU via the RXD and TXD pins.

11.11.1 TXD

TXD is the device input pin to control the CAN bus level. TXD is a digital input with an internal pull-up resistor connected to VDDIO. In the application, this pin is connected to the microcontroller transmit pin. In normal mode, when TXD is high or floating, the CANH and CANL drivers are off, setting the bus in a recessive state. When TXD is low, the CANH and CANL drivers are activated and the bus is set to a dominant state. TXD has a built-in timing protection disabling the bus when TXD is dominant for more than t_{DOUT}. In LPOFF mode, VDDIO is off, pulling this pin to GND.

11.11.2 RXD

RXD is the bus output level report pin. In the application, this pin is connected to the microcontroller receive pin. In normal mode, RXD is a push-pull structure. When the bus is in a recessive state, RXD is high. When the bus is dominant, RXD is low. In LPOFF mode, this pin is in the high-impedance state.

11.11.3 CANH and CANL

These are the CAN bus pins. CANL is a low-side driver to GND, and CANH is a high-side driver to CAN_5V. In normal mode and TXD high, the CANH and CANL drivers are off, and the voltage at CANH and CANL is approximately 2.5 V, provided by the internal bus biasing circuitry. When TXD is low, CANL is pulled to GND and CANH to CAN_5V, creating a differential voltage on the CAN bus.

35FS4500-35FS6500	
Product data sheet	


In LPOFF mode, the CANH and CANL drivers are off, and these pins are pulled to GND via the device R_{IN_CHCL} resistors. CANH and CANL have integrated ESD protection and extremely high robustness versus external disturbance, such as EMC and electrical transients. These pins have current limitation and thermal protection.

11.12 Multiplexer output MUX_OUT

The MUX_OUT pin (Figure 10) delivers analog voltage to the MCU ADC input. The voltage to be delivered to MUX_OUT is selected via the SPI, from one of the following parameters:

- VSENSE
- VIO 0
- VKAM
- Internal 2.5 V reference
- Internal die temperature sensor T(°C) = (V_{AMUX} V_{AMUX} TP)/V_{AMUX} TP CO + 165

Voltage range at MUX_OUT is from GND to VDDIO (3.3 V or 5.0 V)



11.13 I/O pins (I/O_0:I/O_5)

The 35FS4500/35FS6500 includes five multi-purpose I/Os (I/O_0 to I/O_5). I/O_0 and I/O_4 are load dump proof and robust against ISO7637 pulses. An external serial resistor must be connected to those pins to limit the current during ISO pulses. I/O_2 and I/O_3 are not load dump proof. I/O_5 requires an external protection (resistor and zener diode) to be load dump proof and robust against ISO 7637 pulses.

I/O number	Digital input wake- up capability	Analog input	Output gate driver	VKAM	FCCU monitoring	Ext. IC monitoring
IO_0	Х	Х				
IO_2	Х				Х	
IO_3	Х					
IO_4	Х		Х			Х
IO_5	Х	Х		Х		

35FS4500-35FS6500 Product data sheet


• IO_0 is selectable as follows:

Analog input (load dump proof) sent to the MCU through the MUX_OUT pin. Wake-up input on the rising or falling edge or based on the previous state. Digital input (logic level) sent to the MCU through the SPI. **Safety purpose:** IO_0 is the only wake-up input to resume from deep fail-safe mode.

 IO_2:3 are selectable as follows: Digital input (logic level) sent to the MCU through the SPI. Wake-up input on the rising or falling edge or based

on the previous state. **Safety purpose:** Digital input (logic level) to monitor MCU error signals (both IO_2 AND IO_3 are used if configured as safety inputs). Only bi-stable protocol is available.

When IO_2:3 are used as safety inputs to monitor FCCU error outputs from the NXP MCU, the monitoring is active only when the fail-safe sate machine is in 'normal WD' state (Figure 15) and all the phases except the 'normal phase' are considered as an error.



• IO_4 is selectable as follows:

Digital input (logic level) sent to the MCU through the SPI. Wake-up input (load dump proof) on rising or falling edge or based on previous state. Output gate driver (from V_{PRE}) for low-side logic level MOSFET.


• IO_5 is selectable as follows:

Analog input (20 V max.) sent to the MCU through the MUX_OUT pin. Digital input (logic level) sent to the MCU through the SPI. Wake-up input on rising or falling edge or based on previous state. VKAM output supply.

• IO_4:5 are selectable as follows:

Safety purpose: Digital input (logic level) to perform an IC error monitoring (both IO_4 AND IO_5 are used if configured as safety inputs, see <u>Figure 12</u>).

35FS4500-35FS6500 Product data sheet



11.14 SAFE output pins (FS0B, FS1B, RSTB)

11.14.1 FS0B pin

FS0B pin is the primary safe output pin. FS0B is asserted low when a fault event occurs (<u>Section 12.5.5 "Fail-safe output (FS0B) activation</u>"). The objective of this pin is to drive an electrical safe circuitry independent from MCU to deactivate the whole system and set the ECU in a protected and known state.

After each power on reset or after each wake-up event (LPOFF) the FS0B pin is asserted low. The MCU can decide to release the FS0B pin, when the application is ready to start. An external pull-up circuitry is mandatory connected to VDDIO or VSUP3.

- If the pull-up is connected to VDDIO, the value recommended is 5.0 k Ω , there is no current in LPOFF since VDDIO is off in LPOFF mode.
- If the pull-up is connected to VSUP3, the value must be above 10 kΩ, there is a current in the pull-up resistor to consider at application level in LPOFF mode.

11.14.2 FS1B pin

FS1B pin is the secondary safe output pin. FS1B is asserted low with a configurable delay (t_{DELAY}) or duration (t_{DUR}) when FS0B is asserted low (<u>Section 12.5.6 "Fail-safe output (FS1B) activation"</u>). This pin can be used to:

- Open the phases of a motor after a configurable delay starting when FS0B is asserted, to demagnetize the motor coils and reduce the inductive effect when the switch is open.
- Disable an external physical layer during a configurable duration starting when FS0B is asserted, to avoid miscommunication when the module is in fail mode.
- Be a redundant safe output pin to FS0B when t_{DELAY} = 0. In this case, FS1B is asserted at the same time than FS0B.
- Any other use case where a second safety pin is needed.

After each power on reset or after each wake-up event (LPOFF) the FS1B pin is asserted low. Then the MCU can decide to release the FS1B pin, when the application is ready to start. An external pull-up circuitry is mandatory, connected to VPU_FS or VDDIO.

11.14.3 RSTB pin

The RSTB pin must be connected to MCU and is active low. An external pull-up resistor must be connected to VDDIO. In default configuration, the RST delay time has three possible values depending on the mode and product configuration:

- The longest one is used automatically following a power on reset or when resulting from LPOFF mode (low-power off).
- The two reset durations are then available in the INIT_FSSM register, which are 1.0 ms and 10 ms. The configured duration is finally used in the normal operation when a fault occurs leading to a reset activation. The INIT_FSSM register is available (writing) in the INIT_FS phase.

11.15 VPU_FS (fail-safe pull-up)

This pin is intended to be the pull-up terminal of FS1B, internally attached to V_{PRE} through a reverse diode protection. When FS1B is used in t_{DELAY} configuration, a configurable external RC network provides an minimum backup delay, in case of a loss of the internal fail-safe oscillator or loss of supply. This independent pull-up (compared to FS0B pull-up) avoid common cause failure between the two safe outputs and guarantee FS1B activation with a delay compared to FS0B in all conditions. When FS1B is used with $t_{DELAY} = 0$ or in t_{DUR} configuration, a pull-up to V_{DDIO} is also possible, taking into account the common cause failure with the same pull-up as FS0B in the safety analysis.

11.16 DEBUG input (entering in debug mode)

The DEBUG pin allows the product to enter debug mode. To activate the debug mode, voltage applied to the DEBUG pin must be within the $V_{DEBUG_{IL}}$ and $V_{DEBUG_{IH}}$ range at start-up. If the voltage applied to DEBUG pin is out of these limits, during the SELECT pin configuration, the device settles into normal mode.

In debug mode, the watchdog window is fully open and no watchdog refresh is required. This allows an easy debug of the hardware and software routines (SPI commands). However, the whole watchdog functionality is kept on (seed, LFSR, WD refresh counter, WD error counter,...). WD errors are detected and counted with reaction according to WD_IMPACT bit configuration.

In debug mode, the CAN transceiver is set to normal operation mode by default allowing CAN communication without SPI configuration (FS1B_CAN_IMP bit = 0). To exit debug mode, the pin must be tied to ground through an external pull-down resistor and a power on reset or wake-up from LPOFF occurs.

In debug mode, the fail-safe outputs (FS0B, FS1B) are asserted low at start-up. The release procedure and the assertion conditions are the same than in normal mode.

In debug mode, the Deep fail-safe entry is disabled.

12 Functional device operation

12.1 Mode and state description of the main state machine

The device has several operation modes. The transition and conditions to enter or leave each mode are illustrated in the functional state diagram (Figure 14). Two state machines work in parallel. The main state machine controls the power management (VPRE, VCORE, VCCA, VAUX, ...) and the fail-safe state machine controls all the safety aspects (WD, RSTB, FS0B, FS1B, ...).

12.1.1 Buck or buck boost configuration

An external low-side logic level MOSFET (N-type) is required to operate in non-inverting buck-boost converter. The connection of the external MOSFET is detected automatically during the start-up phase (after a power on reset or from LPOFF).

- If the external low-side MOSFET is **not** connected (GATE_LS pin connected to PGND), the product is configured as a standard buck converter.
- If the external low-side MOSFET is connected (GATE_LS pin connected to external MOSFET gate), the product is configured as a non-inverting buck-boost converter.

The automatic detection is done by pushing 300 μ A current on Gate_LS pin and monitoring the corresponding voltage generated. If a voltage > 120 mV is detected before the 120 μ s timeout, the non-inverting buck-boost configuration is locked. Otherwise, the standard buck configuration is locked. The boost driver has a current capability of ±300 mA.

12.1.2 V_{PRE} on

Pre-regulator is an SMPS regulator. In this phase, the pre-regulator is switched on and a softstart with a specified duration t_{PRE_SOFT} controls the VPRE output capacitor charge.

12.1.3 SELECT pin configuration

This phase detects the required voltage level on VAUX and VCCA, according to the resistor value connected between the SELECT pin and Ground or VPRE, and configures the deep fail-safe function.

12.1.4 $V_{CORE}/V_{AUX}/V_{CCA}$ on

In this stage, the three regulators VCORE, VAUX, VCCA are switched on at the same time with a specified soft start duration. The CAN_5V is also started at this time.

12.1.5 INIT main

This mode is automatically entered after the device is *powered on*. When RSTB is released, initialization phase starts where the device can be configured via the SPI. During INIT phase, some registers can only be configured in this mode (see <u>Table 18</u> and <u>Table 19</u>). Other registers can be written in this mode, and also in normal mode.

Once the INIT registers configurations are complete, a last register called 'INIT_INT' must be configured to switch to normal mode. Writing data in this register (even same default values), automatically locks the INIT registers, and the product switches automatically to normal mode in the main state machine.

12.1.6 Normal

In this mode, all device functions are available. This mode is entered by a SPI command from the INIT phase by writing in the INIT_INT register. While in normal mode, the device can be set to low-power mode (LPOFF) using secured SPI command.

12.1.7 Low-power mode off

The main state machine has three LPOFF modes with different conditions to enter and exit each LPOFF mode, as described hereafter. After wake-up from LPOFF, all the regulators are enabled by default. In LPOFF, all the regulators are switched off, except VKAM. The register configuration and the ISO pulse requirement are valid for the three LPOFF modes.

12.1.7.1 LPOFF - sleep

Entering in low-power mode LPOFF - sleep is only available if the product is in normal mode by sending a secured SPI command. In this mode, all the regulators are turned off and the MCU connected to the V_{CORE} regulator is unsupplied. Only VKAM is available if VKAM is used (specific part number for VKAM on by default).

Once the 35FS4500/35FS6500 is in LPOFF - sleep, the device monitors external events to wake-up and leave the low-power mode. The wake-up events can occur and depending of the device configuration from:

- CAN physical layer
- I/O inputs
- Timer

When a wake-up event is detected, the device starts the main state machine again by detecting the VPRE configuration (buck or buck-boost), the wake-up source is reported to the dedicated SPI register, and the fail-safe state machine is also restarted.

12.1.7.2 LPOFF - auto WU

LPOFF - auto WU is entered when the device is in the INIT or normal mode and if the V_{PRE} voltage level is passing the $V_{PRE_UV_4P3}$ threshold (typ 4.3 V). It can be also entered by sending a secured SPI command if the product is in normal mode. It allows a POR and complete restart of the fail-safe state machine. After 1.0 ms the device attempts to recover by switching on V_{PRE} again.

12.1.7.3 LPOFF - deep FS

LPOFF - deep FS is entered when the device is in deep fail-safe and if the key is off (IO_0 is low). To exit this mode, a transition to high level on IO_0 is required. IO_0 is usually connected to the key on key off signal (see <u>Section 12.3 "Deep fail-safe state"</u>).


12.1.7.4 Register configuration in LPOFF

In LPOFF, the register settings of the main state machine are kept because the internal 2.5 V main digital regulator is available for wake-up operation. However, the register settings of the fail-safe state machine are erased because the 2.5 V fail-safe digital regulator is not available in LPOFF. As a consequence, after a wake-up event, the configuration of the fail-safe registers must be done again during initialization phase (256 ms open window).

12.1.7.5 ISO pulse in LPOFF

If the application has to sustain ISO pulses on V_{BAT} in LPOFF mode, the connection of a an external zener diode and a serial resistor to the ground is mandatory (see Figure 13). During repetitive ISO pulses on V_{BAT} , the capacitors connected on V_{SUP} line are more and more charged and cannot be discharged due to the extremely low-current needed to maintain wake-up capabilities on IOs and CAN. As a consequence, if a leakage path is not created artificially with those discrete components, the voltage on V_{SUP} line can exceed the absolute maximum rating supported by this pin.

Grade 0 safety power system basis chip with CAN flexible data transceiver



12.2 Mode and state description of fail-safe state machine

12.2.1 LBIST

Included in the fail-safe machine, the logic built-in self test (LBIST) verifies the correct functionality of the FSSM at start-up. The fail-safe state machine is fully checked. If an issue is reported, the SAFE output pins FS0B and FS1B stays low and a flag is reported, the RSTB pin is released to allow diagnostic by the MCU. LBIST is run at start-up and after each wake-up event when the device is in LPOFF mode.

LBIST fail does not gate the RSTB pin release, but prevents the FS0B and FS1B pins release. It allows the MCU diagnostic keeping the application in a safe sate.

12.2.2 Select pin configuration

This phase detects the required voltage level to apply on VAUX and VCCA according to the resistor value connected between the SELECT pin and Ground or VPRE, and the deep fail-safe configuration. This mode is the equivalent mode seen in the main state machine. In the fail-safe machine this detection is used to internally set the UV/OV threshold on VCCA and VAUX for the voltage supervision, and to enable/disable the deep fail-safe feature.

12.2.3 ABIST

Included in the fail-safe machine, the analog built-in self test (ABIST) verifies the correct functionality of the analog part of the device like the overvoltage and undervoltage detections of the voltage supervisor and the fail-safe outputs feedback. ABIST fail does not gate the RSTB pin release, but prevents the FS0B and FS1B pins release. It allows the MCU diagnostic, keeping the application in safe sate.

12.2.3.1 ABIST1

The first ABIST1 (<u>Table 9</u>) is always run at start-up and after each wake-up event when device is in LPOFF mode.

Parameters	Overvoltage	Undervoltage	OK/NOK
VPRE	Х		
VCORE (including FCRBM)	X	X	
VCCA	Х	X	
RSTB			X
FS0B			X

 Table 9. Regulators and fail-safe pins checked during ABIST1

12.2.3.2 ABIST2

The second ABIST2 (<u>Table 10</u>) is run on demand by a SPI command from the MCU. ABIST2 must be executed and pass for FS1B and VAUX, when VAUX is declared safety critical (overvoltage and/or undervoltage have an impact on fail-safe outputs) to release the FS0B pin. Consequently, ABIST2 must be executed at start-up and after each wake-up event when device is in LPOFF mode, to release the fail-safe pin FS0B.

Table 10. Regulators and fail-safe pins checked during ABIST2

Parameters	Overvoltage	Undervoltage	OK/NOK
VAUX	Х	Х	
FS1B			Х

12.2.4 Release RSTB

In this state, the device releases the RSTB pin.

12.2.5 INIT_FS

This mode is automatically entered after the device is *powered on* and the built-in self tests (logic LBIST and analog ABIST1) have been executed. This INIT_FS mode starts as soon as RSTB is released.

In this mode, the device can be configured via the SPI within a maximum time of 256 ms, including first watchdog refresh. Some registers can only be configured in this mode and is locked when leaving INIT_FS mode (see <u>Table 18</u> and <u>Table 19</u>). It is recommended, to configure first the device before sending the first WD refresh. As soon as the first good watchdog refresh is sent by the MCU, the device leaves this mode and goes into normal WD mode.

12.2.6 Normal WD

In this mode, the device waits for a periodic watchdog refresh coming from the MCU, within a specific configured window timing. Configuration of the watchdog window period can be set during INIT_FS phase or in this mode. This mode is exited if a fault occurs leading to an RSTB activation (external reset request included).

12.2.7 Assert RSTB

When the reset pin is asserted low by the device, a delay runs, to release RSTB, if there are no faults present. The reset low duration time is configurable via the SPI in the INIT_FSSM register, which is accessible for writing only in the INIT_FS phase.

12.2.8 Assert FSxB and ABIST2

These functions are executed in parallel to INIT_FS or normal WD states of the fail-safe state machine.


35FS4500-35FS6500 Product data sheet

12.3 Deep fail-safe state

When the deep fail-safe function is enabled, the fail-safe state machine monitors and count the number of faults happening, in case of fault detection (see <u>Section 12.5.3 "Fault error counter"</u>). As soon as either the fault error counter reaches its final value or the RESET pin remains asserted low for more than 8.0 s, the device moves to deep fail-safe state in the functional state diagram (Figure 14).

When the device is in deep fail-safe state, all the regulators are off (except VKAM if VKAM was on), RSTB, FS0B, and FS1B are activated. To exit this state, a key off/key on action is needed. IO_0 is usually connected to key signal. Key off (IO_0 low) moves the device to LPOFF-deep FS, and key on (IO_0 high) wakes up the device.

During power up phase, the 8.0 s timer starts when the fail-safe state machine enters in the 'Wait_V_{PRE}' state and stops when the RSTB pin is released. During 'INIT_FS' state, the 8.0 s timer can be disabled in the register INIT_FS_IMPACT. During 'normal WD' state, the 8.0 s timer is activated at each RSTB pin assertion.



12.4 Functional state diagram

35FS4500-35FS6500 Product data sheet

12.5 Fail-safe machine


To fulfill safety critical applications, the 35FS4500/35FS6500 integrates a dedicated fail-safe machine (FSM). The FSM is composed of three main sub-blocks: the voltage supervisor (VS), the fail-safe state machine (FSSM), and the fail-safe output driver (FSO). The FSM is electrically independent from the rest of the circuitry, to avoid common cause failure.

For this reason, the FSM has its own voltage regulators (analog and digital), dedicated band gap, and its own oscillator. Three power supply pins (VSUP 1, 2, 3) are used to overtake a pin lift issue. The internal voltage regulators are directly connected on VSUP (one bonding wire per pin is used). Additionally, the ground connection is redundant as well to avoid any loss of ground.

All the voltages generated in the device are monitored by the voltage supervisor (under and overvoltage) owing to a dedicated internal voltage reference (different from the one used for the voltage regulators). The result is reported to the MCU through the SPI and delivered to the fail-safe state machine (FSSM) for action, in case of a fault. All the safety relevant signals feed the FSSM, which handles the error handling and controls the fail-safe outputs.

There are three fail-safe outputs: RSTB (asserted low to reset the MCU), FS0B, and FS1B (asserted low to control any fail-safe circuitry). The fail-safe machine is in charge of bringing and maintaining the application in a fail-safe state.

Grade 0 safety power system basis chip with CAN flexible data transceiver



12.5.1 Fail-safe machine state diagram

35FS4500-35FS6500 Product data sheet

12.5.2 Watchdog operation


A windowed watchdog is implemented in the 35FS4500/35FS6500 and is based on question/answer principle (challenger). The watchdog must be continuously triggered by the MCU in the open watchdog window, otherwise an error is generated. The error handling and watchdog operations are managed by the fail-safe state machine. For debugging purpose, this functionality can be inhibited by setting the right voltage on the DEBUG pin at start-up.

The watchdog window duration is selectable through the SPI during the INIT_FS phase or in normal mode. The following values are available: 1.0 ms, 2.0 ms, 3.0 ms, 4.0 ms, 6.0 ms, 8.0 ms, 12 ms, 16.0 ms, 24 ms, 32 ms, 64 ms, 128 ms, 256 ms, 512 ms, and 1024 ms. The watchdog can also be inhibited through the SPI register in INIT_FS phase to allow *reprogramming* (ie.at vehicle level thru CAN).

An 8-bit pseudo-random word is generated by implementing a linear feedback shift register in the 35FS4500/35FS6500. The MCU can send the seed of the LFSR or use the LFSR generated by the 35FS4500/35FS6500 during the INIT phase and performs a pre-defined calculation. The result is sent through the SPI during the *open* watchdog window and verified by the 35FS4500/35FS6500. When the result is right, a new LFSR is generated and the watchdog window is restarted. When the result is wrong, the WD error counter is incremented, the watchdog window is restarted, an INTB is generated, and the LFSR value is not changed. Any access to the WD register during the *closed* watchdog window is considered a wrong WD refresh.

12.5.2.1 Normal operation (first watchdog refresh)

At power up, when the RSTB is released as high (after around 16.5 ms), the INIT phase starts for a maximum duration of 256 ms and this is considered as a fully open watchdog window. During this initialization phase the MCU sends the seed for the LFSR, or uses the default LFSR value generated by the 35FS4500/35FS6500 (B2h), available in the WD_LFSR register (<u>Section 13.4.8 "WD_LFSR"</u>). Using this LFSR, the MCU performs a simple calculation based on this formula. As an example, the result of this calculation based on LFSR default value (B2h) is 4Dh.



The MCU sends the results in the WD_ANSWER register (<u>Section 13.4.9 "WD_ANSWER</u>"). When the watchdog is properly refreshed during the open window, the 256 ms open window is stopped and the initialization phase is finished. A new LFSR is generated and available in the WD_LFSR register (<u>Section 13.4.8</u> "<u>WD_LFSR</u>"). If the watchdog refresh is wrong or if the watchdog is not refreshed during this 256 ms open window (INIT_FS phase), the device asserts the RSTB, FS0B, and the fault error counter is incremented by '1'.

After a good watchdog refresh, the device enters the Normal WD refresh mode, where open and closed windows are defined either by the configuration made during initialization phase in the WD_WINDOW register (<u>Section 13.4.7 "WD_WINDOW"</u>), or by the default value already present in this register (3.0 ms).


12.5.2.2 Normal watchdog refresh

The watchdog must be refreshed during every open window of the window period configured in the register WD_ANSWER. Any WD refresh restarts the window. This ensures the synchronization between MCU and 35FS4500/35FS6500.

The duration of the *window* is selectable through the SPI with no access restriction, meaning the window duration can be changed in the INIT phase or normal mode. Doing the change in normal operation allows the system integrator to configure the watchdog window duration on the fly:

- The new WD window duration (except after disable) is taken into account when a write in the WD_ANSWER
 register occurs (good or bad WD answer) or when the previous WD window is finished without any writing
 (WD timeout)
- The new WD window duration after disable is taken into account when the SPI command is validated

The duty cycle of the window is set to 50 $\% \pm 10 \%$ and is not modifiable.



12.5.2.3 Watchdog in debug mode

When the device is in debug mode (entered via the DEBUG pin), the watchdog continues to operate, but does not affect the device operation by asserting a reset of the fail-safe pins. For the user, operation appears without the watchdog. If needed and to debug the watchdog itself, the user can operate as in normal mode and check LFSR values, the watchdog refresh counter, the watchdog error counter, and the reset counter. This allows the user to debug their software and ensure a good watchdog strategy in the application.


12.5.2.4 Wrong watchdog refresh handling

Error counters and strategy are implemented in the device to manage wrong watchdog refreshes from the MCU. According to consecutive numbers of wrong watchdog refreshes, the device can decide to assert the RSTB and/or FS0B pin, depending on the safety configuration set during the INIT_FS phase (WD_IMPACT bit in INIT_SF_IMPACT register, <u>Table 85</u>).

12.5.2.5 Watchdog error counter

The watchdog error counter is implemented in the device to filter the incorrect watchdog refresh. Each time a watchdog failure occurs, the device increments this counter by 2. The WD error counter is decremented by 1 each time the watchdog is properly refreshed. This principle ensures a cyclic 'OK/NOK' behavior converges to a failure detection. To allow flexibility in the application, the maximum value of this counter is configurable in the INIT_WD_CNT register, but only when device is in INIT_FS mode.

Grade 0 safety power system basis chip with CAN flexible data transceiver



12.5.2.6 Watchdog refresh counter

The watchdog refresh counter is used to decrement the fault error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by '1'. Each time the watchdog refresh counter reaches '6' and if next WD refresh is also good, the fault error counter is decremented by '1' (case with WD_CNT_RFR_1:0 configured at 6).

Whatever the position the watchdog refresh counter is in, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to '0'. To allow flexibility in the application, the maximum value of this watchdog refresh counter is configurable in the INIT_WD_CNT register, but only when the device is in the INIT_FS mode.

Grade 0 safety power system basis chip with CAN flexible data transceiver




Table 11. Watchdog error table

			Window
		CLOSED	OPEN
SPI	BAD key	WD_NOK	WD_NOK
	GOOD key	WD_NOK	WD_OK
	None (timeout)	No_issue	WD_NOK

Any access to the watchdog register during the *closed* watchdog window is considered as a wrong watchdog refresh. Watchdog timeout, meaning no WD refresh during closed or open windows, is considered as a wrong WD refresh.

12.5.3 Fault error counter

The fault error counter manages and counts the number of faults occurring in the application. This counter is incremented not only for the fault linked to consecutive wrong refresh watchdogs, but also for other sources of fault (undervoltage, overvoltage, external reset,...).

The fault error counter is incremented by 1, each time RSTB and/or FS0B pin is asserted. When FS0B is asserted, the fault error counter is incremented by 1, every time the watchdog error counter maximum value is reached. The fault error counter has two output values (intermediate and final).

- The intermediate value can be used to force the FS0B activation or to generate a RSTB pulse depending on the FLT_ERR_IMP_1:0 bit configuration in INIT_FAULT register.
- The final value is used to handle the transition to deep fail-safe when the SELECT pin is connected to Ground. If the SELECT pin is connected to VPRE, the main state machine remains in normal mode and the regulators remain on.


The intermediate value of the fault error counter is configurable to '1' or '3' using the FLT_ERR_FS bit in the INIT_FAULT register (<u>Table 82</u>). The final value of the fault error counter is based on the intermediate configuration. This configuration must be done during the INIT_FS phase.

Grade 0 safety power system basis chip with CAN flexible data transceiver


- FLT_ERR_FS = 0 / Intermediate = 3; Final = 6 (Figure 20).
- FLT_ERR_FS = 1 / Intermediate = 1; Final = 2 (Figure 21).

In any condition, if the RSTB pin is asserted low for a duration longer than eight seconds, the device goes to:

- Deep fail-safe if the DFS function is enabled (SELECT pin connected to ground)
- LPOFF-sleep if the DFS function is disabled (SELECT pin connected to VPRE)
- The following faults lead to an increment of the fault error counter and can be configured:
- Watchdog error counter = max value (6 by default)
- VCORE, VCCA, VAUX undervoltage
- VCORE, VCCA, VAUX overvoltage
- FCRBM follows VCORE configuration
- IO_23 error detection (FCCU)
- IO_45 error detection (external IC error) The following faults lead to an increment of the fault error counter and cannot be configured:
- VPRE Overvoltage
- · Watchdog refresh not OK or watchdog timeout during INIT phas
- SPI DED
- ABIST1, ABIST2 fail
- RSTB short to high (by cascaded effect of FS0B assertion)
- External reset (except reset extension by MCU after reset assertion by the device)




Grade 0 safety power system basis chip with CAN flexible data transceiver



12.5.3.1 Fault error counter intermediate value

The Figure 22 illustrates the fault error counter increment when the watchdog error counter maximum value is reached.




The Figure 23 illustrates the RSTB and FS0B possible behavior at the fault error counter intermediate value depending on WD_IMPACT_1:0 and FLT_ERR_IMP_1:0 bits configurations:

- #1, WD_IMPACT_1:0 = '01' & FLT_ERR_IMP_1:0 = '01': WD impact on RSTB only and FS0B is asserted low if FLT_ERR_CNT ≥ intermediate value
- #2, WD_IMPACT_1:0 = '10' & FLT_ERR_IMP_1:0 = '10': WD impact on FS0B only and RSTB is asserted low if FLT_ERR_CNT ≥ intermediate value and WD error counter = WD_CNT_ERR[1:0]

NXP Semiconductors


35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver



12.5.3.2 Fault error counter at start-up or resuming from LPOFF mode

At start-up or when resuming from LPOFF mode the fault error counter starts at level 1 and FS0B is asserted low. To release FS0B, the fault error counter must go back to a '0' value due to several consecutive good watchdog refreshes. The right command is sent to the RELEASE_FSxB register (Figure 25). With the default watchdog refresh counter configuration (WD_RFR_CNT = 6), seven consecutive good watchdog refreshes decrease the fault error counter to 0 (Figure 24).



Grade 0 safety power system basis chip with CAN flexible data transceiver

		nter max value + 1 /D answers OK		unter max value + 1 WD answers OK		counter = 6 OK INIT_FS	#		unter max value + 1 VD answers OK]
Cold reset (start-up)		FS_OUT write OK	WD error counter = 6	FS_OUT write OK	WD error counter = 6		counter = 6 OK INIT_FS			FS_OUT write OK
FLT_ERR_CNT_	1	0	1	0	1	2	3	2	1	0
RSTB										
FS0B										
										aaa-037756
Figure 25.	Fault erro	or counter and	FS0B deactive	vation sequ	ence (FLT_E	RR_FS	= 0 & W	D_CNT_	ERR = 6)	

12.5.4 RESET (RSTB) activation

The activation of RSTB depends on the fail-safe state machine configuration performed during the INIT_FS phase.

The following faults impact on RSTB activation can be configured:

- Watchdog error counter = max value (6 by default)
- VCORE, VCCA, VAUX undervoltage
- VCORE, VCCA, VAUX overvoltage
- FCRBM follows VCORE configuration
- IO_23 error detection (FCCU)
- Fault error counter level

The following faults impact on RSTB activation cannot be configured:

- VPRE overvoltage
- Watchdog refresh not OK or watchdog timeout during INIT phase
- FS0B short to high
- RSTB pulse requested by SPI

12.5.5 Fail-safe output (FS0B) activation

The activation of FS0B depends on the fail-safe state machine configuration performed during the INIT_FS phase.

The following faults impact on FS0B activation can be configured:

- Watchdog error counter = max value (6 by default)
- VCORE, VCCA, VAUX undervoltage
- VCORE, VCCA, VAUX overvoltage
- FCRBM follows VCORE configuration
- IO_23 error detection (FCCU)
- IO_45 error detection (external IC error)
- Fault error counter level


The following faults impact on FS0B activation cannot be configured:

- VPRE overvoltage
- Watchdog refresh not OK or watchdog timeout during INIT phase
- LBIST, ABIST1/2 fail
- RSTB, FS1B short to high
- FS0B low requested by SPI

SPI DED

12.5.6 Fail-safe output (FS1B) activation

The activation of FS1B follows the activation of FS0B with a configurable delay (t_{DELAY}) or for a configurable duration (t_{DUR}).




VPU_FS is internally connected to VPRE with a reverse diode protection and protected against short-circuit by R_{VPU FS}. The R_FS1B resistor is needed to be robust against ISO7637 pulses.

12.5.6.1 t_{DELAY} operation


In t_{DELAY} configuration, FS1B is asserted low with a delay after FS0B is activated, and remains asserted until it is released by the SPI.

The delay between FS0B and FS1B activation is configurable via the SPI from 0 ms to 3150 ms with the combination of FS1B_TIME_3:0 and FS1B_TIME_RANGE bits. This digital delay is generated by the fail-safe logic with an accuracy of ± 10 %. FS1B can be activated at the same time as FS0B if t_{DELAY} = 0 or after a programmable delay if t_{DELAY} > 0 (Figure 27).



To ensure the FS1B delay is guaranteed in all system failure cases, VPU_FS pin must be used as a FS1B pullup (Figure 26).

The R_{PD}/C_{PD} components at VPU_FS provide a configurable backup delay under system failure (loss of internal fail-safe oscillator or loss of power supply). VPU_FS circuit consumption is negligible (~1.0 µA). Consequently, the external components R_{PD}/C_{PD} can be easily calculated for the desired backup delay (Figure 28).



<u>R_{PD}/C_{PD} calculation:</u>

- $R_{TOT} = R_{INT} // R_{PD}$ with $R_{INT} = 1.0 \text{ M} \pm 50 \%$
- $V_{PU FS} = [(V_{PRE} V_{DIODE}) \times R_{TOT}/(R_{TOT} + R_{VPU FS})]$
- $V_{PU_FS_TH} = V_{PU_FS} \times e(-t_{DELAY}/R_{TOT}C_{PD})$
- $t_{DELAY} = -R_{TOT}C_{PD} \times Ln (V_{PU}FS_{TH}/V_{PU}FS)$

<u>R_{PD}/C_{PD} typical use case:</u>


- t_{DELAY} = 33 ms, V_{PU} _{FS} _{TH} = 3.2 V, V_{PU} _{FS} = 5.5 V
- R_{PD} = 16 KΩ, C_{PD} = 3.3 μF

The switch S1 is opened by default and must be closed by a SPI command, due to the FS1B_DLY_REQ bit in the SF_OUTPUT_REQUEST register, before releasing the FS1B pin. V_{PU_FS} rise time is limited by the time constant of $R_{VPU_FS} \times C_{PD}$. 95 % of V_{PU_FS} is reached after 3 × $R_{VPU_FS} \times C_{PD}$ = 15 ms. It is recommended to select high R_{PD} resistor value to be negligible versus R_{VPU_FS} and low C_{PD} capacitor value to reduce V_{PU_FS} rising time.

The external R_{PD}/C_{PD} components connected to VPU_FS are used to generate an FS1B backup delay. This backup delay can be verified at the application level to cover latent faults on these components, by opening the internal switch connecting VPRE to VPU_FS with the FS1B_DLY_REQ bit in the SF_OUPUT_REQ register (FS0B must be asserted first). The backup delay accuracy depends only on external component accuracy.

12.5.6.2 t_{DURATION} operation

In t_{DURATION} configuration, FS1B is asserted low at the same time as FS0B for a configurable duration, and is automatically released after t_{DURATION} timing (Figure 29). The FS1B activation duration is configurable via the SPI from 0 ms to 3150 ms with the combination of the FS1B_TIME_3:0 and FS1B_TIME_RANGE bits. This digital duration is generated by the fail-safe logic with an accuracy of ±10 %.



12.5.7 Fail-safe outputs (FS0B and FS1B) release

When the fail-safe outputs FS0B and consequently FS1B are asserted low by the device due to a fault, some conditions must be validated before allowing these pins to be released by the device. These conditions are:

- ABIST2_FS1B_OK = 1 if part number with FS1B
- ABIST2_VAUX_OK = 1 except if VAUX_FS_OV_1:0 = VAUX_FS_UV_1:0 = "00"
- Fault is removed
- Fault error counter must be at '0'
- Close the S1 switch if FS1B backup delay was engaged (FS1B_DLY_DRV bit = 1)
- RELEASE_FSxB register must be filled with the right value

12.5.7.1 RELEASE_FSxB register

When a fault is removed and the fault error counter changes back to level '0', a right word must be filled in the RELEASE_FSxB register. The value depends on the current WD_LFSR. LSB, MSB must be swapped, and a negative operation per bit must be applied.

FS0B and FS1B can be released independently or at the same time, depending on the configuration of the first three bits of the RELEASE_FSxB register (<u>Table 12</u>). The RELEASE_FSxB write command must be done after the WD_LFSR read command within the same WD period. The RELEASE_FSxB write command can be done one time only after the WD_LFSR read command. If FS0B and FS1B are released sequentially, the procedure must be done a first time for FS0B, and a second time for FS1B.

	E regioter baooa on Er er	· · · · · · · · · · · · · · · · · · ·							
	WD_LFSR_7:0	b7	b6	b5	b4	b3	b2	b1	b0
Release FS0B	RELEASE_FSxB_7:0	0	1	1	b0	b1	b2	b3	b4
Release FS1B	RELEASE_FSxB_7:0	1	1	0	b3	b4	b5	b6	b7
Release FS0B and FS1B	RELEASE_FSxB_7:0	1	0	1	b0	b1	b2	b6	b7

Table 12. RELEASE_FSxB register based on LFSR value


12.5.8 SPI DED

Some SPI registers affect some safety critical aspects of the fail-safe functions, and thus are required to be protected against SEU (single event upset). Only fail-safe registers are concerned. During INIT_FS mode, access to fail-safe registers for product configuration is open. Once the INIT_FS phase is over, the Hamming circuitry is activated to protect registers content.

At this stage, if there is one single bit flip, the detection is made due to Hamming code, the error is corrected automatically (fully transparent for the user), and a flag is sent. If there are two errors (DED - dual error detection), the detection is made due to Hamming code but detected errors cannot be corrected. The flag is sent, and FS0B is activated.

12.6 Input voltage range

Due to the flexibility of the pre-regulator, the device can cover a wide battery input voltage range. However, a more standard voltage range can still be covered using only the buck configuration.



• V_{SUP} > 28 V: Potential V_{PRE} thermal limitation

 $R_{DS(on)}$, Current limitation and overcurrent detection are specified for V_{SUP} < 28 V.

• V_{SUP} > 19 V: Mux_out limitation

 $V_{\mbox{SENSE}}$ and IO_0 maximum analog input voltage range is 19 V. Internal 2.5 V reference voltage accuracy degraded.

• Buck only, V_{SUP} < V_{SUP_UV_7}:

CAN communication is guaranteed for $V_{SUP} > 6.0 \text{ V}$. For V_{CCA} and $V_{AUX} 5.0 \text{ V}$ configuration, undervoltage triggers at low V_{SUP} (refer to $V_{CCA_UV_5}$ and $V_{AUX_UV_5}$).

12.7 Power management operation

A thermal sensor is implemented as close as possible to the pass transistor of each regulator (V_{PRE} , V_{CORE} , V_{CCA} , V_{CAN}) and an associated individual thermal shutdown (T_{SD}) protects these regulators independently. When the T_{SD} threshold of a specific regulator is reached, this regulator only is switched off and the information

is reported in the main state machine. The regulator restarts automatically when the junction temperature of the pass transistor decrease below the T_{SD} threshold.

12.7.1 VPRE voltage pre-regulator

A highly flexible SMPS pre-regulator is implemented in the 35FS4500/35FS6500. Depending on the input voltage requirement, the device can be configured as *non-inverting buck-boost converter* (Figure 32) or *standard buck converter* (Figure 31). An external logic level MOSFET (N-type) is required to operate in *non-inverting buck-boost converter*. The connection of the external MOSFET is detected automatically during the start-up phase.

The converter operates in current control mode in any configuration. The high-side switching MOSFET is integrated to make the current control easier. The PWM frequency is fixed at a typical 440 kHz. The compensation network is fully integrated. the V_{PRE} output voltage is regulated between 6.0 V and 7.0 V.

If the full current capability is not used for VCORE, VCCA, VAUX, and CAN_5V, an additional external LDO can be connected to VPRE to fulfill application needs, while the current load remains below the maximum current capability in all conditions.






Figure 31. Pre-regulator: buck configuration




When the converter is set up to work in boost mode at low V_{SUP} , the transition between buck and boost mode is automatically handled by the device at the $V_{SUP_UV_7}$ threshold. Transition between buck mode and boost mode is based on hysteresis (Figure 33).


- When VSUP > $V_{SUP_UV_7}$, the converter works in buck mode and the VPRE output is regulated at 6.5 V typ.
- When VSUP < V_{SUP_UV_7}, the converter works in boost mode and the VPRE output is regulated at 6.3 V typ.



12.7.1.1 Power up and power down sequence




Grade 0 safety power system basis chip with CAN flexible data transceiver




12.7.1.2 Cranking management

When VPRE is set up to work in buck only mode, the application can work down to VSUP = $V_{SUP_UV_L_B}$ = 4.5 V with a minimum of 500 mA current guaranteed on VPRE.




When VPRE is set up to work in buck-boost mode, the application can work down to VSUP = $V_{SUP_UV_L}$ = 2.7 V with a minimum of 300 mA current guaranteed on VPRE. The buck-boost configuration helps to pass the LV124 specification requiring a minimum of 3.2 V on V_{BAT} supply during cold cranking conditions.



12.7.1.3 Light load condition


To improve the converter efficiency and avoid any unwanted output voltage increase, the VPRE voltage regulator operates in pulse skipping mode during light load conditions.

The transition between normal mode and pulse skipping mode is based on the comparison between the error amplifier output (EA_out) and pre-defined thresholds $V_{PRE_LL_H}$ and $V_{PRE_LL_L}$. When the error amplifier output reaches $V_{PRE_LL_L}$, the VPRE high-side transistor is switched off. When the error amplifier output reaches $V_{PRE_LL_L}$, the VPRE high-side transistor is switched on again for the next switching period (Figure 38).



12.7.1.4 Input power feed forward condition

To improve the converter efficiency during high input power conditions, the VPRE switching frequency is reduced from 440 kHz to 220 kHz, when VSUP > V_{SUP_IPFF} , to decrease the switching losses. The transition between the two frequencies is transparent for the application.



12.7.1.5 Overcurrent detection and current limitation

12.7.1.5.1 Overcurrent protection

To ensure the integrity of the high-side MOSFET, an overcurrent detection is implemented. The regulator is switched off by the main state machine when the I_{PRE_OC} overcurrent detection threshold is reached three consecutive times. The overcurrent detection is blanked when the pass transistor is switched on during t_{PRE_OC} to avoid parasitic switch off of the high-side gate driver.

The VPRE output voltage decrease causes an undervoltage condition on one of the cascaded regulators (VCORE, VCCA, VAUX) and brings the device into fail-safe state. The overcurrent protects the regulator in case the SW_PRE pin is shorted to GND. The overcurrent works in buck mode only.


12.7.1.5.2 Current limitation

A current limitation is also implemented to avoid uncontrolled power dissipation inside the device (duty cycle control) and limits the current. VPRE current limitation is automatically set based on the buck or buck-boost configuration. In buck only mode, the lowest current limitation I_{PRE_LIM2} is applied while in buck-boost mode, the highest current limitation I_{PRE_LIM1} is applied. The current limitation is blanked when the pass transistor is switched on during $t_{PRE_BLK_LIM1}$ to allow short-circuit detection on the SW_PRE pin.

When I_{PRE_LIM} threshold is reached during buck mode, the high-side integrated MOSFET is switched off. When the I_{PRE_LIM} threshold is reached during boost mode, the external low-side MOSFET is switched off. In both cases, the MOSFET is not switched on again before the next rising edge of the switching clock.

The current limitation induces a duty cycle reduction and leads to the VPRE output voltage gradually dropping, which may cause an undervoltage condition on one of the cascaded regulators (VCORE, VCCA, VAUX) and bring the device to the fail-safe state. The current limitation does not switch off the regulator. The current limitation protects the regulator when the VPRE pin is shorted to GND.

Grade 0 safety power system basis chip with CAN flexible data transceiver




12.7.1.6 VPRE voltage monitoring

The overvoltage detection switches off the regulator. The undervoltage detector is disabled when the regulator is switched off, reporting an undervoltage. Diagnostic is reported in the dedicated register and generates an Interrupt. The undervoltage detection does not switch off the regulator. However, V_{PRE} decrease may induce an undervoltage on a regulator attached to V_{PRE} (VCORE, VCCA, VAUX, or CAN_5V), and bring the application in fail-safe state depending on the supervisor configuration (registers INIT_VCORE_OVUV_IMPACT, INIT_VCCA_OVUV_IMPACT, OVUV_IMPACT).

12.7.1.7 VPRE efficiency

VPRE efficiency versus current load is given for information based on typical external component criteria described in Figure 41, close to the graph and at typical automotive Vsup voltage (14 V). The efficiency is valid in buck mode only and above a 200 mA load on VPRE, to be in continuous mode on the 22 µH inductor. The efficiency is calculated and has to be verified by measurement at the application level.

Grade 0 safety power system basis chip with CAN flexible data transceiver




12.7.2 VCORE voltage regulator

This voltage regulator is a step-down DC–DC converter in the FS6500 series and a linear regulator in the FS4500 series.

12.7.2.1 VCORE DC-DC converter

The 35FS6500 voltage regulator is a step-down DC–DC converter operating in voltage control mode. The high-side switching MOSFET, connected to VPRE, is integrated in the device, and the PWM frequency is fixed at 2.4 MHz typical. The output voltage is configurable from a 1.0 V to 5.0 V range, and adjustable around these voltages with an external resistor divider (R3/R4) connected between VCORE and the feedback pin (FB_CORE) (Figure 42). V_{CORE} = V_{CORE FB} × ((R3 + R4)/R4).

The voltage accuracy is ± 2.0 % (without the external resistor bridge R3/R4 accuracy) and the maximum output current is 1.5 A. The stability of the overall converter is done by an external compensation network (R1/C1/R2/C2) connected to the pin COMP_CORE. It is recommended to use 1.0 % accuracy resistors and set R4 = 8.06 k Ω and adjust R3 to obtain the final V_{CORE} voltage needed for the MCU core supply.



12.7.2.2 Light load condition

To improve the converter efficiency and avoid any unwanted output voltage increase, the VCORE voltage regulator operates in pulse skipping mode during light load conditions. The principle is the same as the VPRE implementation described in detail in <u>Section 12.7.1.3 "Light load condition"</u>.

12.7.2.3 Current limitation


A current limitation is implemented to avoid uncontrolled power dissipation inside the device (duty cycle control) and limits the current below I_{CORE_LIM} . The current limitation is banked when the pass transistor is switched on during $t_{CORE_BLK_LIM}$ to avoid parasite detection. When the I_{CORE_LIM} threshold is reached, the high-side integrated MOSFET is switched off. The MOSFET is not switched on again before the next rising edge of the switching clock.

The current limitation induces a duty cycle reduction and leads to the VCORE output voltage to fall gradually and may cause an undervoltage condition, bringing the device into a fail-safe state. The current limitation does not switch off the regulator.

12.7.2.4 Voltage monitoring

The overvoltage detection switches off the regulator. The regulator remains on during an undervoltage detection. Diagnostic is reported in the dedicated register, generates an interrupt, and may bring the application into the fail-safe state, depending on the supervisor configuration (register INIT_VCORE_OVUV_IMPACT).


For safety purposes, the FCRBM pin monitors the external resistor bridge (R3/R4) used to setup the final V_{CORE} voltage through a second resistor bridge (R3b/R4b) to detect an external resistor drift or disconnection. The monitoring compares the FB_Core and FCRBM pins (Figure 43) and triggers when FB_Core – FCRBM > ± 150 mV max.



If the second resistor bridge (R3b/R4b) is not mounted, FCRBM must be connected directly to FB_Core to satisfy FB core = FCRBM in all conditions.

12.7.2.5 V_{CORE} efficiency

V_{CORE} efficiency versus current load is given for information based on typical external component criteria described in Table 48, close to the graph and at three typical V_{CORE} voltages (5.0 V, 3.3 V, and 1.2 V), covering most of the MCU supply ranges. The efficiency is valid above a 200 mA load on V_{CORE} to be in continuous mode in the 2.2 µH inductor. The efficiency is calculated and has to be verified by measurement at the application level. One of the major contributor degrading the efficiency at V_{CORE} = 1.2 V is the external diode during the recirculation phase. The lower the diode forward voltage (V_F) is, the better the efficiency.



12.7.2.6 VCORE linear regulator


The 35FS4500 voltage regulator is a linear regulator. The pass device, connected to VPRE, is integrated. The output voltage range is configurable from 1.0 V to 5.0 V, and adjustable around these voltages with an external resistor divider (R3/R4) connected between V_{CORF} and the feedback pin (FB CORE) (see Figure 45). V_{CORF} = V_{CORE FB} × ((R3 + R4)/R4).

The voltage accuracy is ±2.0 % (without the external resistor bridge R3/R4 accuracy) and the max. output current is 0.5 A. In this case, the BOOT_CORE and COMP_CORE pins (used in buck converter mode only)

FS4500-35FS6500	All information provided in this document is subject to legal disclaimers.
roduct data sheet	Rev. 4 — 5 August 2024

35F

must be left open. It is recommended to use 1.0 % accuracy resistors and set R4 = 8.06 k Ω and adjust R3 to obtain the final V_{CORE} voltage needed for the MCU core supply. When VCORE is used in linear mode, the power dissipation must be taken into account at low-voltage.



12.7.2.7 Current limitation

Similar to the buck converter mode, a current limitation is implemented to avoid uncontrolled power dissipation inside the device (<u>Section 12.7.2.3 "Current limitation</u>").

12.7.2.8 Voltage monitoring

The linear regulator has the same voltage monitoring than the DC–DC buck converter (<u>Section 12.7.2.4</u> "<u>Voltage monitoring</u>").

12.7.3 Charge pump and bootstrap

Both switching MOSFETs of VPRE and VCORE SMPS are driven by external bootstrap capacitors. Additionally, a charge pump is implemented to ensure 100 % duty cycle for both converters. Each converter uses a 100 nF external capacitor minimum to operate properly.

12.7.4 VCCA voltage regulator

VCCA is a linear voltage regulator mainly dedicated to supply the MCU I/Os, especially the ADC. The output voltage is selectable at 5.0 V or 3.3 V. Since this output voltage can be used to supply MCU I/Os, the output voltage selection is done using an external resistor connected to the SELECT pin and ground or VPRE. When VCCA is used with the internal MOS transistor, the VCCA_E pin must be connected to VPRE. The voltage accuracy is ± 1.0 % for 5.0 V and 3.3 V configuration with an output current capability at 100 mA.

When VCCA is used with an external PNP transistor to boost the current capability up to 300 mA, the connection is detected automatically during the start-up sequence of the 35FS4500/35FS6500. In such condition, the internal pass transistor is switched off and all the current is driven through the external PNP to reduce the internal power dissipation. The output voltage accuracy with an external PNP is reduced to ± 3.0 % at 300 mA current load. The VCCA output voltage is used as a reference for the auxiliary voltage supply (V_{AUX}) when VAUX is configured as a tracking regulator.

12.7.4.1 Current limitation

A current limitation is implemented to avoid uncontrolled power dissipation of the internal MOSFET or external PNP transistor. By default, the current limitation threshold is selected based on the auto detection of the external PNP during start-up phase.

- When the internal MOSFET transistor is used, the current is limited to I_{CCA LIM INT} and the regulator is kept on
- When the external PNP transistor is used, the current is limited to I_{CCA_LIM_OUT} and the regulator is switch
 off after a dedicated duration t_{CCA_LIM_OFF} under current limitation. A SPI command is needed to restart the
 regulator.

In case of an external PNP configuration only, the lowest current limitation threshold can be selected by the SPI in the register INIT_VREG instead of the highest one. A current limitation foldback scheme is implemented to reduce the current limitation to $I_{CCA_LIM_FB}$ when VCCA is below $V_{CCA_LIM_FB}$, limiting the power dissipation in the external PNP transistor during a short-circuit to GND of the VCCA pin.

12.7.4.2 Voltage monitoring

The overvoltage detection switches the regulator off. The regulator remains on if an undervoltage is detected. A diagnostic is reported in the dedicated register, generating an Interrupt and may bring the application into failsafe state, depending on the supervisor configuration (register INIT_VCCA_OVUV_IMPACT).

12.7.5 VAUX voltage regulator


VAUX is a highly flexible linear voltage regulator, which can be used either as an auxiliary supply dedicated to additional device in the ECU or as a sensor supply (i.e. outside the ECU). An external PNP transistor must be used (no internal current capability).

If VAUX is not used in the application, the VAUX, VAUX_E, and VAUX_B pins must be left open. It is recommended to turn the V_{AUX} driver off and disable the V_{AUX} safety impact by the SPI (VAUX_EN=0 in REG_MODE register and all bits of INIT_VAUX_OVUV_IMPACT register at 0).

If VAUX is used as an auxiliary supply, the output voltage is selectable between 5.0 V and 3.3 V. Since this voltage rail can be used to supply MCU IOs, the selection is done with an external resistor connected between the SELECT pin and ground or VPRE. In such case, the voltage accuracy is ± 3.0 %, with a maximum output current capability of 400 mA.


If VAUX is used as a sensor supply rail, the output voltage is selectable between 5.0 V and 3.3 V. VCCA can be used as reference for the sensor supply used as tracker. In this case, the V_{AUX} voltage must match V_{CCA}, limiting the resistor configuration at the SELECT pin to 5.1 k Ω (V_{AUX} = V_{CCA} = 3.3 V) and 12 k Ω (V_{AUX} = V_{CCA} = 5.0 V). The tracker mode selection is done during the INIT phase and secured (bit VAUX_TRK_EN in the INIT_VREG register). The tracking accuracy is ±15 mV.

Grade 0 safety power system basis chip with CAN flexible data transceiver



12.7.5.1 Current limitation

A current limitation is implemented to avoid uncontrolled power dissipation of the external PNP transistor. The current is limited to I_{AUX_LIM} and the regulator is switch off after a dedicated duration $t_{AUX_LIM_OFF}$ under current limitation. A SPI command is needed to restart the regulator. A current limitation foldback scheme is implemented to reduce the current limitation to $I_{AUX_LIM_FB}$ when V_{AUX} is below $V_{AUX_LIM_FB}$, limiting the power dissipation in the external PNP transistor during a short-circuit to GND of the VAUX pin.



12.7.5.2 Voltage monitoring

The overvoltage detection switches the regulator off. The regulator remains on if an undervoltage is detected. A diagnostic is reported in the dedicated register, generating an interrupt and may bring the application into the fail-safe state, depending on the supervisor configuration (register INIT_VAUX_OVUV_Impact).

12.7.6 CAN_5V voltage regulator

The CAN_5V voltage regulator is a linear regulator fully dedicated to the internal CAN interface. By default, the CAN_5V regulator and the undervoltage detector are enabled and the overvoltage detector is disabled. The overvoltage detector can be enabled by the SPI during INIT_MAIN state.

If the overvoltage detector is enabled, the CAN_5V regulator switches off when an overvoltage is detected. The undervoltage detector is disabled when the regulator is switched off reporting an undervoltage. A diagnostic is reported in the dedicated register, generating an Interrupt. The CAN_5V regulator is not a safety regulator. Consequently, the CAN_5V voltage monitoring (overvoltage, undervoltage) never asserts the RSTB or FS0B fail-safe pins.

If the 35FS4500/35FS6500 internal CAN FD transceiver is not used in the application, the CAN_5V regulator can be used to supply an external stand-alone CAN or FLEX–RAY transceiver, provided the current load remains below the maximum current capability in all conditions. In this case, the internal CAN FD transceiver must be put into sleep mode without wake-up capability.

12.7.7 VKAM

The keep alive memory supply is shared with IO_5 pin. When VKAM is used, IO_5 is not available and vice versa. Depending on the part number selection (<u>Table 2</u>), VKAM can be on or off by default.

- If VKAM is on by default, VKAM starts as soon as VSUP3 is > 4.5 V. VKAM can still be turned off/on by the SPI.
- If VKAM is off by default, VKAM is turned on/off by the SPI.




Figure 48. VKAM start-up strategy

VKAM is the only supply available in low-power mode (LPOFF). VKAM can be used to supply the MCU static RAM or any other external IC which does not exceed the current capability. A current limitation is implemented. Neither voltage monitoring, nor thermal shutdown are implemented. VKAM can be selected at the MUX_OUT pin to be monitored by the MCU ADC. The VKAM supply is available down to $V_{SUP} = V_{SUP_UV_L} = 2.7 V$ when the device is in normal mode, and down to $V_{SUP} = 4.5 V$ when the device is in low-power mode off.

35FS4500-35FS6500 Product data sheet

12.7.8 Power dissipation

The 35FS4500/35FS6500 provides high performance SMPS and linear regulators to supply high end MCUs in automotive applications. Each regulator can deliver:


- V_{PRF} (6.5 V) up to 2.0 A
- V_{CORE} (from 1.0 V to 5.0 V range) up to 1.5 A
- V_{CCA} (3.3 V or 5.0 V) up to 100 mA (with internal MOS) or up to 300 mA (with external PNP)
- V_{AUX} (3.3 V or 5.0 V) up to 400 mA (with external PNP)
- V_{CAN} (5.0 V) up to 100 mA

A thermal dissipation analysis has to be performed based on the application use case to ensure the maximum silicon junction temperature does not exceed 150 °C.

Two use cases covering the two main V_{CORE} voltage configurations are provided in Figure 49.

- use case 1: V_{CORE} = 3.3 V, I_{CORE} = 0.7 A, V_{CCA} with int. MOS
- use case 2: V_{CORE} = 1.2 V, I_{CORE} = 1.4 A, V_{CCA} with ext. PNP

Both use cases have a total internal power dissipation below 0.9 W. A junction to ambient thermal resistivity of 30 °C/W allows the application to work up to an ambient temperature of 150 °C. A good soldering of the package expose pad is highly recommended to achieve such thermal performance.



The main contributors to the device power dissipation are the V_{PRE}, V_{CORE}, and V_{CCA} (when used with an internal PMOS) regulators. In comparison, the power dissipation from the Internal IC, VAUX, and CAN transceiver are negligible. VPRE power dissipation is mainly induced by the loading of the regulators it is supplying, mainly V_{CORE}, V_{CCA}, and V_{AUX} which are application dependant. The total device power dissipation, depending on the variation of these three regulators, is detailed in <u>Figure 50</u> with the environmental conditions in the associated table.




Figure 50. Power dissipation versus I_{CORE} , I_{CCA} , or I_{PRE}

12.7.9 Start-up sequence

To provide a safe and well known start-up sequence, the 35FS4500/35FS6500 includes an undervoltage lockout. This $V_{SUP_UV_5}$ undervoltage lockout applies when the device is under a power on reset condition or released from LPOFF. All the different voltage rails start automatically as described in <u>Figure 51</u>.







Figure 51. Start-up scheme

The final value of V_{AUX} and V_{CCA} depends on the hardware configuration (resistor values at the SELECT pin). The typical start-up sequence takes around 16.5 ms to release RSTB. RSTB can be pulled low after those 16.5 ms by the MCU, if it is not ready to run after power up. Refer to <u>Section 12.7.7 "VKAM"</u> for the VKAM start-up sequence.

12.8 Long duration timer

The device includes a long duration timer, with an integrated oscillator. The timer is configurable by the SPI and can operate in normal mode and low-power mode. It provides several functions and offers a large range of counting periods, as well as a calibration mechanism, for internal oscillator compensation.

The timer is not part of the safety circuitry, and is not covered by LBIST (logic built in self test). However it can be activated in normal mode, and all prescaler options can be selected, to allow timer circuitry verification. The timer is based on a 24-bit counter, with a 32768 Hz oscillator, allowing a 1.0 s time base.



12.8.1 Timer characteristics

In normal operation, the timer can count up to 194 days, with 1 second resolution. In calibration mode, the prescaler 2 is bypassed and the timer can count up to 2.28 hours, with 488 micro second resolution. The calibration principle consists in activation of the counter for a dedicated and accurate duration, due to the MCU accurate clock and timing. The MCU then reads back the timer count, compares the count versus the accurate time of activation, then calculates a time offset. It is recommended to perform the calibration between -20 °C and +85 °C.

	Osc freq	Osc period	Prescaler	Counter resolution	Max o	count
Operation	32768 Hz	30.52 µs	16 × 2048	1 s	4660 Hrs	194 days
Calibration	32768 Hz	30.52 µs	16	488 µs	8192 s	2.28 Hrs

12.8.2 Calibration procedure

The calibration procedure consists of activating the counter for a specific duration and comparing the result with the MCU's accurate clock and timing. Once the timer expires, the MCU reads back its final value to compare with its own accurate time of activation and to calculate a time offset. NXP recommends performing the calibration between -20 °C and 85 °C. Calibration example:

- Select the timer function 1 and set the after run value to 65535 (~32 s).
- Start the counter.
- Read the counter when the MCU RTC reaches 20 s (must be less than 30 s with ±5.0 % oscillator accuracy).
- If the oscillator period is at exact typical value (absolutely no deviation error), expected reading is 40960.
- The exact reading calculates the error correction factor ECF = exact_reading/ expected_reading.
- ECF < 1 if the oscillator is faster than the exact typical value.
- ECF > 1 if the oscillator is slower than the exact typical value.
- After calibration, the new after run or wake-up values to set the counter are *after run x ECF* and *wake-up x ECF*.

12.8.3 Timer functions

• Function 1

In normal mode, count and generate a flag or an Interrupt when the counter reaches the after run value.

• Function 2

In normal mode, count until the counter reaches the after run value and enters into low-power mode.

• Function 3

In normal mode, count until the counter reaches the after run value and enters into low-power mode. Once in low-power mode, count until the counter reaches the wake-up value and wakes up.

• Function 4

In low-power mode, count until the counter reaches the wake-up value and wakes up.

• Function 5

In low-power mode, count and do not wake-up unless the counter overflow occurs, or if the device wakes up by another source (CAN, IO).

FUNCTIONS	NORMAL MODE	LOW-POWER MODE (LPOFF)
Function 1 SPI: configure timer function 1 SPI: write after run register SPI: write START INTB when after run value reached	timer counts // After run value reached INTb	No entry in low-power mode controlled by LDT
Function 2 SPI: configure timer function 2 SPI: write after run register SPI: write START Entry in LPOFF after run value reached	timer counts / After run value reached	Entry in low-power mode when after run value reached
Function 3 SPI: configure timer function 3 SPI: write after run register SPI: write wake-up register SPI: write START Entry in LPOFF after run value reached and wake-up when wake-up value reached	timer counts After run value reached Entry in init mode after wake-up by timer ←	WAKE-UP
Function 4 SPI: configure timer function 4 SPI: write wake-up register SPI: go to LPOFF Wake-up when wake-up value reached	Entry in init mode after wake-up by timer +	Entry in low-power mode by SPI Wake-up timer counts value reached WAKE-UP
Function 5 SPI: configure timer function 5 SPI: go to LPOFF Wake-up when other wake-up event occurs (ex CAN)	Entry in init mode after CAN wake-up ₊ timer continues to count	Entry in low-power mode by SPI timer counts WAKE-UP (ex CAN)


Figure 53. Long duration timer functions

12.8.4 Timer operation

The timer is configured and operates with the LONG_DURATION_TIMER register. The 16-bit after-run value and the 24-bit wake-up value are configured and read in the corresponding registers.

The <u>Figure 54</u> describes the independent state machine of long duration timer (LDT). After a POR of the device, the LDT is in idle mode waiting for configuration. The after-run timer function starts when the LDT_ENABLE bit is set by SPI. The wake-up timer function starts when the device enters in LPOFF mode.


- When function 1 is selected and the counter reaches the after run value (EOT), an interrupt is generated and the counter is stopped. The counter must be disabled (~ENABLE) before reading its value and enabled again.
- When function 2 is selected and the counter reaches the after run value (EOT), the device goes to LPOFF mode and the counter is stopped. The counter must be disabled (~ENABLE) before reading its value and enabled again.
- When function 3 is selected and the counter reaches the after run value (EOT), the device goes to LPOFF mode. The counter is reset and restart to count. When the counter reaches the wake-up value (EOT), the device wakes up and the counter is stopped. The counter must be disabled (~ENABLE) before reading its value and enabled again.
- When function 4 is selected and the counter reaches the wake-up value (EOT), the device wakes up and the counter is stopped. The counter must be disabled (~ENABLE) before reading its value and enabled again.
- When function 5 is selected and the counter overflows (OVRFLW), the device wakes up and the counter is stopped. The counter must be disabled (~ENABLE) before reading its value and enabled again. Overflow means counter max value is reached (all 24 bits at "1").
- When function 5 is selected and the devices wakes up by CAN, or IO, the counter is running. The counter must be disabled (~ENABLE) before reading its value and enabled again.



12.9 CAN transceiver

The CAN (controller area network) transceiver provides the physical interface between the CAN protocol controller of an MCU and the physical dual wires CAN bus. The 35FS4500/35FS6500 integrated CAN interface is compliant with flexible data standard at 2.0 Mbit/s. It offers excellent EMC and ESD performance, and meets the ISO 11898-2 and ISO11898-5 standards.

35FS4500-35FS6500 Product data sheet



12.9.1 Operating modes

12.9.1.1 Normal mode


When the CAN mode bit configuration is '11' (CAN in normal operation), the device is able to transmit information from TXD to the bus and report the bus level to the RXD pin. When TXD is high, CANH and CANL drivers are off and the bus is in the recessive state (unless it is in an application where another device drives the bus to the dominant state). When TXD is low, the CANH and CANL drivers are on and the bus is in the dominant state. When the CAN mode bit configuration is '01' (CAN in listen only), the device is only able to report the bus level to the RXD pin. The TXD driver is off and the device is not able to transmit information from TXD to the bus. TXD is maintained high by an internal pull-up resistor TXD_{PULL-UP} connected to VDDIO.

35FS4500-35FS6500 Product data sheet

NXP Semiconductors

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver



12.9.1.2 Sleep mode

When the device is in LPOFF mode, the CAN transceiver is automatically set in sleep mode with or without wake-up capability, depending on the CAN mode bit configuration. In this case, the CANH and CANL pins are pulled down to GND via the internal R_{IN} resistor, the TXD and RXD pins are pulled to GND, and both driver and receiver are off. The CAN mode is automatically changed to sleep with wake-up capability if not configured to sleep without wake-up capability when the device enters is LPOFF. After LPOFF, the initial CAN mode prior to enter LPOFF is restored (Table 13).

Table 13.	CAN transition	when device	goes to LPOFF
-----------	----------------	-------------	---------------

CAN state	before entering LPOFF	CAI	N state in LPOFF	CAN state after LPOFF			
CAN_ mode [1:0]	CAN state	CAN_ mode [1:0]	CAN state	CAN_ mode [1:0]	CAN state		
00	Sleep, no wake- up capability	00	Sleep, no wake- up capability	00	Sleep, no wake- up capability		
01	Listen Only	10	Sleep, wake-up capability	01	Listen Only		
10	Sleep, wake-up capability			10	Sleep, wake-up capability		
11	Normal			11	Normal		


12.9.2 Fault detection

12.9.2.1 TXD permanent dominant (timeout)

If TXD is set low for a time longer than t_{DOUT}, the CAN drivers are disabled and the CAN bus returns to the recessive state. The CAN receiver continues to operate. This prevents the bus to be set in the dominant state permanently in case a failure sets the TXD input to a permanent low level.

The CAN_mode MSB bit is set to 0 and the flag TXD_dominant is reported in the DIAG_CAN_FD register. The device recovers from this error detection after setting the CAN_mode to normal operation and when a high level

35FS	35FS4500-35FS6500									
Pro	oduct	data	sheet							



is detected on TXD. The TXD failure detection is operating when the CAN transceiver is in normal mode and listen only mode.

12.9.2.2 RXD permanent recessive


If RXD is detected high for seven consecutive receive/dominant cycles, the CAN drivers and receiver are disabled and the CAN bus returns to the recessive state. This prevent a CAN protocol controller from starting a CAN message on the TXD pin, while RXD is shorted to a recessive level and seen from a CAN controller as a bus idle state.

The CAN_mode MSB bit is set to 0 and the flag RXD_REC is reported in the DIAG_CAN_FD register. The device recovers from this error detection after setting the CAN_mode to normal operation. The RXD failure detection is operating when the CAN transceiver is in normal mode and listen only mode.

12.9.2.3 CAN bus short-circuits

CANL/CANH short to GND and CANL/CANH short to the battery are detected and reported to the device main logic. The CAN driver and receiver are not disabled. They are detected and reported to the device main logic.

CANL short to GND is detected when CANL is < 0.5 V, 500 ns after TXD is activated low, and five consecutive times, as illustrated for CANL short to GND in Figure 58. CANH short to the battery is detected when CANH is > 5.2 V, 500 ns after TXD is activated low, and five consecutive times. CANL short to the battery and CANH short to GND are detected when I_{CANL} or I_{CANH} > 75 mA (typ), 500 ns after TXD is activated low, and five consecutive times.



35FS4500-35FS6500 Product data sheet

If the CAN bus is dominant for a time longer than t_{DOM}, due for instance to an external short-circuit from another CAN node, the flag CAN_DOM is reported in the DIAG_CAN_FD register. This failure disables the bus driver. The CAN bus dominant failure detection is operating when the CAN transceiver is in normal mode and listen only mode.


12.9.2.4 CAN current limitation

The current flowing in and out of the CANH and CANL driver is limited to 100 mA, in case of a short-circuit (parameters $I_{CANL-SK}$ and $I_{CANH-SC}$).

12.9.2.5 CAN overtemperature

If the driver temperature exceeds the TSD (T_{OT}), the CAN drivers are disabled and the CAN bus returns to the recessive state. The CAN receiver continues to operate. The CAN_mode MSB bit is set to 0 and the flag CAN_OT is reported in the DIAG_CAN_2 register.

A hysteresis is implemented in this protection feature. The device overtemperature and recovery conditions are shown in <u>Figure 59</u>. The CAN drivers remain disabled until the temperature has fallen below the OT threshold minus hysteresis. The device recovers from this error detection after setting the CAN_mode to normal operation and when a high level is detected on TXD.



12.9.2.6 Distinguish CAN diagnostics and CAN errors

The CAN errors can generate an interruption while the CAN diagnostics are reported in the digital for information only. The interruption generated by the CAN errors can be inhibited setting the INT_INH_CAN bit in the INIT_INH_INT register. The list of CAN diagnostic and CAN error bits is provided in <u>Table 14</u>.

Register	Bit	Flag type	Effect
DIAG_CAN_1	CANH_BATT	Diagnostic	No impact on CAN transceiver
	CANH_GND	Diagnostic	No impact on CAN transceiver
	CANL_BATT	Diagnostic	No impact on CAN transceiver
	CANL_GND	Diagnostic	No impact on CAN transceiver
	CAN_DOM	Error	Turn off CAN transceiver
	RXD_REC	Error	Turn off CAN transceiver
	TXD_DOM	Error	Turn off CAN transceiver
DIAG_CAN_2	CAN_OT	Error	Turn off CAN transceiver
	CAN_OC	Diagnostic	No impact on CAN transceiver

 Table 14. CAN diagnostic and CAN error bits

12.9.3 Wake-up mechanism


The device include bus monitoring circuitry to detect and report bus wake-ups when the device is in LPOFF and when CAN mode configuration is different from sleep/no wake-up capability. Multiple dominant pulse wake-up detection is implemented. The event must occur within the t_{3PTOX} timeout. $t_{3PTOX} = t_{3PTO1}$ or t_{3PTO2} , depending on the SPI selection. The wake-up events are reported in the WU_SOURCE register.

12.9.3.1 Multiple pulse detection

To activate wake-up report, three events must occur on the CAN bus:

- event 1: a dominant level longer than t_{1PWU} followed by
- event 2: a dominant level longer than t_{3PWU} followed by
- event 3: a dominant level longer than t_{3PWU}

The three events and the timeout function avoiding a permanent dominant state on the bus generates permanent wake-up situation which would prevent system to enter in low-power mode.



13 Serial peripheral interface

13.1 High level overview

13.1.1 SPI

The device uses a 16-bit SPI, with the following arrangement:

MOSI, primary out secondary in bits:

- Bit 15 read/write
- Bit 14 main or fail-safe register target
- bit 13 to 9 (A4 to A0) to select the register address. Bit 8 is a parity bit in write mode, next bit (=0) in read mode.
- bit7 to 0 (D7 to D0): control bits

MISO, primary in secondary out bits:

- bits 15 to 8 (S15 to S8) are device status bits
- bits 7 to 0 (Do7 to Do0) are either extended device status bits, device internal control register content or device flags.

Figure 61 is an overview of the SPI implementation.

13.1.2 Parity bit 8 calculation

The parity bit 8 is used in write mode only (bit 15 = 1). It is calculated based on the number of logic ones contained in the bit 15-9, 7-0 sequence (this is the whole 16 bits of the write command except bit 8). In read mode, the parity bit should be set to 0.

Bit 8 must be set to 0 if the number of ones is odd.

Bit 8 must be set to 1 if the number of ones is even.


13.1.3 Device status on MISO

When a write operation is performed to store data or a control bit in the device, the MISO pin reports a 16-bit fixed device status composed of two bytes: device fixed status (bits 15 to 8) + extended device status (bits 7 to 0). In a read operation, MISO reports the fixed device status (bits 15 to 8), and the next eight bits are content of the selected register. A standard serial peripheral interface (SPI) is integrated to allow bi-directional communication between the 35FS4500/35FS6500 and the MCU. The SPI is used for configuration and diagnostic purposes.

NXP Semiconductors

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver




The device contains several registers. Their address is coded on 7 bits (bits 15 to 9). Each register controls or reports part of the device function. Data can be written to the register, to control the device operation or set default value or behavior. Every register can also be read back to ensure its content (default setting or value previously written) is correct.

13.1.4 Register description

Although the minimum time between two NCS low sequences is defined by t_{ONNCS} (Figure 7), two consecutive accesses to the fail-safe registers must be done with a 3.5 µs minimum NCS high time in between. Although the minimum time between two fail-safe registers accesses is 3.5 µs, some SPI accesses to the main registers can be done in between (Figure 8).

13.2 Detailed operation

13.2.1 SPI command organization



35FS4500-35FS6500 Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 15. MOSI bits description

R/W	Description	Set if it is a read or write command
	0	Read
	1	Write
M/FS	Description	Split the addresses between fail-safe state machine and main logic
	0	Main
	1	Fail-safe
A4:A0	Description	Set the address to read or write
	0	See register mapping
	1	
Р	Description	Parity bit (only use in write mode). Set to 0 in read mode
	0	Number of '1' (bit 15:9 and bit 7:0) is odd
	1	Number of '1' (bit 15:9 and bit 7:0) is even
D7:D0	Description	Data in write mode. Must be set to 00h in read mode
	0	See register details
	1	

13.2.2 Main logic general diagnostic




Table 16. MISO bits description

SPI_G	Description	Report an error in the SPI communication
	0	No failure
	1	Failure
	Reset condition	Power on reset/ read
WU_G	Description	Report a wake-up event. Logical OR of all wake-up sources
	0	No WU_G event
	1	WU_G event
	Reset condition	Power on reset/when initial event cleared on read
CAN_G	Description	Report a CAN event (diagnostic)
	0	No event
	1	CAN event
	Reset Condition	Power on reset/when initial event cleared on read

Grade 0 safety power system basis chip with CAN flexible data transceiver


IO_G	Description	Report a change in IOs state
	0	No IO transition
	1	IO transition
	Reset condition	Power on reset/when initial event cleared on read
VPRE_G	Description	Report an event from $V_{\text{PRE-REGULATOR}}$ and battery monitoring (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	Power on reset/when initial event cleared on read
VCORE_G	Description	Report an event from V _{CORE} regulator (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	Power on reset/when initial event cleared on read
VOTHERS_G	Description	Report an event from $V_{CCA},V_{AUX},\text{or}V_{CAN}$ regulators (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	Power on reset/when initial event cleared on read

 Table 16. MISO bits description...continued

• **SPI_G** = SPI_ERR or SPI_CLK or SPI_REQ or SPI_PARITY or SPI_FS_ERR or SPI_FS_CLK or SPI_FS_REQ or SPI_FS_PARITY

- WU_G = IO_5_WU or IO_4_WU or IO_3_WU or IO_2_WU or IO_0_WU or PHY_WU
- **CAN_G** = CANH_BATT or CANH_GND or CANL_BATT or CANL_GND or CAN_DOM or RXD_REC or TXD_DOM or CAN_OT or CAN_OC
- **IO_G** = IO_5 or IO_4 or IO_3 or IO_2 or IO_0
- VPRE_G = VSNS_UV or VSUP_UV_7 or IPFF or ILIM_PRE or TWARN_PRE or BOB or !VPRE_STATE or VPRE_OV or VPRE_UV
- VCORE_G = TWARN_CORE or !VCORE_STATE or VCORE_OV or VCORE_UV
- VOTHERS_G = ILIM_CCA or TWARN_CCA or TSD_CCA or ILIM_CCA_OFF or VCCA_UV or VCCA_OV or ILIM_AUX or TSD_AUX or ILIM_AUX_OFF or VAUX_OV or VAUX_UV or ILIM_CAN or VCAN_UV or VCAN_OV or TSD_CAN

13.2.3 Fail-safe logic general diagnostic



Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 17. MISO bits description

SPI_FS_ERR	Description	Secured SPI communication check, concerns fail-safe logic only.
	0	No error
	1	Error detected in the secured bits
	Reset condition	Power on reset
SPI_FS_CLK	Description	SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by SPI_CLK_ bit
	0	16 clock cycles during NCS low
	1	Wrong number of clock cycles (<16 or >16)
	Reset condition	Power on reset
SPI_FS_REQ	Description	Invalid SPI access (wrong write or read, write to INIT registers in normal mode, wrong address), concerns fail-safe Logic only
	0	No error
	1	SPI violation
	Reset condition	Power on reset
SPI_FS_PARITY	Description	SPI parity bit error detection, concerns fail-safe logic only
	0	Parity bit OK
	1	Parity bit error
	Reset condition	Power on reset

13.2.4 Main logic register address table

Table 18 is a list of device registers and addresses coded in bits 13 to 9 in MOSI for main logic.

Register				Add	ress			Write description	Reference.	
	FS/M	A4	A3	A2	A1	A0	Hex	-		
INIT_VREG	0	0	0	0	0	1	#1(01h)	Write during INIT phase then read only	Section 13.3.1	
INIT_WU1	0	0	0	0	1	0	#2(02h)	Write during INIT phase then read only	Section 13.3.2	
INIT_WU2	0	0	0	0	1	1	#3(03h)	Write during INIT phase then read only	Section 13.3.3	
INIT_INT	0	0	0	1	0	0	#4(04h)	Write during INIT phase then read only	Section 13.3.4	
INIT_INH_INT	0	0	0	1	0	1	#5(05h)	Write during INIT phase then read only	Section 13.3.5	
LONG_DURATION_TIMER	0	0	0	1	1	0	#6(06h)	Write during normal and read	Section 13.3.6	
NOT USED	0	0	0	1	1	1	#7(07h)	N/A	N/A	
HW_CONFIG	0	0	1	0	0	0	#8(08h)	Read only	Section 13.3.7	
WU_SOURCE	0	0	1	0	0	1	#9(09h)	Read only	Section 13.3.8	
DEVICE_ID	0	0	1	0	1	0	#10(0Ah)	Read only	Section 13.3.9	
IO_INPUT	0	0	1	0	1	1	#11(0Bh)	Read only	Section 13.3.10	
DIAG_VPRE	0	0	1	1	0	0	#12(0Ch)	Read only	Section 13.3.11	
DIAG_VCORE	0	0	1	1	0	1	#13(0Dh)	Read only	Section 13.3.12	
DIAG_VCCA	0	0	1	1	1	0	#14(0Eh)	Read only	Section 13.3.13	
DIAG_VAUX	0	0	1	1	1	1	#15(0Fh)	Read only	Section 13.3.14	
DIAG_VSUP_VCAN	0	1	0	0	0	0	#16(10h)	Read only	Section 13.3.15	
DIAG_CAN_1	0	1	0	0	0	1	#17(11h)	Read only	Section 13.3.16	

 Table 18. Register mapping of main logic

Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver

Register				Add	ress			Write description	Reference.
	FS/M	A4	A3	A2	A1	A0	Hex	_	
DIAG_CAN_2	0	1	0	0	1	0	#18(12h)	Read only	Section 13.3.17
DIAG_SPI	0	1	0	0	1	1	#19(13h)	Read only	Section 13.3.18
NOT USED	0	1	0	1	0	0	#20(14h)	N/A	N/A
MODE	0	1	0	1	0	1	#21(15h)	Write during normal and read	Section 13.3.19
REG_MODE	0	1	0	1	1	0	#22(16h)	Write during normal and read	Section 13.3.20
IO_OUT_AMUX	0	1	0	1	1	1	#23(17h)	Write during normal and read	Section 13.3.21
CAN_MODE	0	1	1	0	0	0	#24(18h)	Write during normal and read	Section 13.3.22
NOT USED	0	1	1	0	0	1	#25(19h)	N/A	N/A
LDT_AFTER_RUN_1	0	1	1	0	1	0	#26(1Ah)	Write during normal and read	Section 13.3.23
LDT_AFTER_RUN_2	0	1	1	0	1	1	#27(1Bh)	Write during normal and read	Section 13.3.24
LDT_WAKE_UP_1	0	1	1	1	0	0	#28(1Ch)	Write during normal and read	Section 13.3.25
LDT_WAKE_UP_2	0	1	1	1	0	1	#29(1Dh)	Write during normal and read	Section 13.3.26
LDT_WAKE_UP_3	0	1	1	1	1	0	#30(1Eh)	Write during normal and read	Section 13.3.27

 Table 18. Register mapping of main logic...continued

13.2.5 Fail-safe logic register address table

Table 19 is a list of device registers and addresses coded in bits 13 to 9 in MOSI for fail-safe logic

Register				Addı	ess			Write description	Table ref.
	FS/M	A4	A3	A2	A1	A0	Hex		
INIT_FS1B_TIMING	1	0	0	0	0	1	#33(21h)	Write during INIT phase then read only	Section 13.4.1
BIST	1	0	0	0	1	0	#34(22h)	Write (No restriction) and read	Section 13.4.2
INIT_SUPERVISOR	1	0	0	0	1	1	#35(23h)	Write during INIT phase then read only	Section 13.4.3
INIT_FAULT	1	0	0	1	0	0	#36(24h)	Write during INIT phase then read only	Section 13.4.4
INIT_FSSM	1	0	0	1	0	1	#37(25h)	Write during INIT phase then read only	Section 13.4.5
INIT_SF_IMPACT	1	0	0	1	1	0	#38(26h)	Write during INIT phase then read only	Section 13.4.6
WD_WINDOW	1	0	0	1	1	1	#39(27h)	Write (no restriction) and read	Section 13.4.7
WD_LFSR	1	0	1	0	0	0	#40(28h)	Write (no restriction) and read	Section 13.4.8
WD_ANSWER	1	0	1	0	0	1	#41(29h)	Write (no restriction) and read	Section 13.4.9
RELEASE_FSxB	1	0	1	0	1	0	#42(2Ah)	Write (no restriction) and read	Section 13.4.10
SF_OUTPUT_REQUEST	1	0	1	0	1	1	#43(2Bh)	Write (no restriction) and read	Section 13.4.11
INIT_WD_CNT	1	0	1	1	0	0	#44(2Ch)	Write during INIT phase then read only	Section 13.4.12
DIAG_SF_IOs	1	0	1	1	0	1	#45(2Dh)	Read only	Section 13.4.13
WD_COUNTER	1	0	1	1	1	0	#46(2Eh)	Read only	Section 13.4.14
DIAG_SF_ERR	1	0	1	1	1	1	#47(2Fh)	Read only	Section 13.4.15
NOT USED	1	1	0	0	0	0	#48(30h)	N/A	N/A
INIT_VCORE_OVUV_IMPACT	1	1	0	0	0	1	#49(31h)	Write during INIT phase then read only	Section 13.4.16
INIT_VCCA_OVUV_IMPACT	1	1	0	0	1	0	#50(32h)	Write during INIT phase then read only	Section 13.4.17
INIT_VAUX_OVUV_IMPACT	1	1	0	0	1	1	#51(33h)	Write during INIT phase then read only	Section 13.4.18
DEVICE_ID_FS	1	1	0	1	0	0	#52(34h)	Read only	Section 13.4.19

Table 19. Register mapping of fail-safe logic

13.2.6 Secured SPI command

Some SPI commands must be secured to avoid unwanted change of the critical bits. The secured bits in the fail-safe machine and the main state machine are calculated from the data bits sent as follows:

NXP Semiconductors

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 20. Secured SPI

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data 3	Data 2	Data 1	Data 0	Secure 3	Secure2	Secure 1	Secure 0

• Secure 3 = NOT(Bit5)

• Secure 2 = NOT(Bit4)

• Secure 1 = Bit7

• Secure 0 = Bit6

13.3 Detail of main logic register mapping

13.3.1 INIT_VREG

Table 21. INIT_VREG register configuration

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	0	0	0	0	1	Р	ICCA_ LIM	TCCA_ LIM_ OFF	IPFF_ DIS	VCAN_ OV_ MON	0	TAUX_ LIM_ OFF	VAUX_ TRK_EN	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	ICCA_ LIM	TCCA_ LIM_ OFF	IPFF_ DIS	VCAN_ OV_ MON	RES ERVED	TAUX_ LIM_ OFF	VAUX_ TRK_EN	BAT_ FAIL
							1			1				1		
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	ICCA_ LIM	TCCA_ LIM_ OFF	IPFF_ DIS	VCAN_ OV_ MON	RES ERVED	TAUX_ LIM_ OFF	VAUX_ TRK_EN	BAT_ FAIL

Table 22. INIT_VREG description and configuration of the bits

ICCA_LIM	Description	Configure the current limitation threshold for VCCA. Only available for external PNP.
	0	ICCA_LIM_OUT (reset value)
	1	ICCA_LIM_INT
	Reset condition	Power on reset
TCCA_LIM_OFF	Description	Configure the current limitation duration before VCCA is switched off. Only available for external PNP.
	0	10 ms
	1	50 ms (reset value)
	Reset condition	Power on reset
IPFF_DIS	Description	DISABLE the input power feed forward (IPFF) function of V _{PRE}
	0	Enabled (reset value)
	1	Disabled
	Reset condition	Power on reset

VCAN_OV_MON	Description	CAN_5V overvoltage monitoring
	0	Off. V _{CAN OV} is not monitored. Flag is ignored (reset value)
	1	On. $V_{CAN OV}$ is monitored. If OV the CAN_5V regulator is switched off.
	Reset condition	Power on reset
TAUX_LIM_OFF	Description	Configure the current limitation duration before VAUX is switched off.
	0	10 ms
	1	50 ms (reset value)
	Reset condition	Power on reset
VAUX_TRK_EN	Description	Configure VAUX regulator as a tracker of VCCA
	0	No tracking (reset value)
	1	Tracking mode enabled and latched
	Reset condition	Power on reset
BAT_FAIL	Description	Report a battery disconnection (POR of the main logic)
	0	NO POR
	1	POR occurred (reset value)
	Reset condition	Power on reset
	Clear condition	Read

 Table 22. INIT_VREG description and configuration of the bits...continued

• **BAT_FAIL** = POR_M or V_{SUP_UV_L} or BG_OK (reset sources of main logic). BAT_FAIL bit is cleared by a SPI read.

13.3.2 INIT_WU1

Table 23. INIT_WU1 register configuration

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	0	0	0	1	0	Р	WU_ IO0_1	WU_ IO0_0	WU_ IO2_1	WU_ IO2_0	WU_ IO3_1	WU_ IO3_0	WU_ IO4_1	WU_ IO4_0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	WU_ IO0_1	WU_ IO0_0	WU_ IO2_1	WU_ IO2_0	WU_ IO3_1	WU_ IO3_0	WU_ IO4_1	WU_ IO4_0
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	WU_ IO0_1	WU_ IO0_0	WU_ IO2_1	WU_ IO2_0	WU_ IO3_1	WU_ IO3_0	WU_ IO4_1	WU_ IO4_0

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 24. INIT_WU1 description and configuration of the bits

WU_IO0_1:0	Description	IO_0 wake-up configuration
	00	NO wake-up capability
	01	Wake-up on rising edge - or high level (reset value)
	10	Wake-up on falling edge - or low level
	11	Wake-up on any edge
	Reset condition	Power on reset
WU_IO2_1:0	Description	IO_2 wake-up configuration
	00	No wake-up capability (reset value)
	01	Wake-up on rising edge - or high level
	10	Wake-up on falling edge - or low level
	11	Wake-up on any edge
	Reset condition	Power on reset
WU_IO3_1:0	Description	IO_3 wake-up configuration
	00	No wake-up capability (reset value)
	01	Wake-up on rising edge - or high level
	10	Wake-up on falling edge - or low level
	11	Wake-up on any edge
	Reset condition	Power on reset
WU_IO4_1:0	Description	IO_4 wake-up configuration
	00	No wake-up capability (reset value)
	01	Wake-up on rising edge - or high level
	10	Wake-up on falling edge - or low level
	11	Wake-up on any edge
	Reset condition	Power on reset

13.3.3 INIT_WU2

Table 25. INIT_WU2 register description

bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
1	0	0	0	0	1	1	Р	WU_ IO5_1	WU_ IO5_0	CAN_ DIS_ CFG	CAN_ WU_TO	0	0	0	0
SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	VOTHERS_ G	WU_ IO5_1	WU_ IO5_0	CAN_ DIS_ CFG	CAN_ WU_TO	RES ERVED	RES ERVED	RES ERVED	RES ERVED
bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	WU_ IO5_1	WU_ IO5_0	CAN_ DIS_ CFG	CAN_ WU_TO	RES ERVED	RES ERVED	RES ERVED	RES ERVED
	1 SPI_G bit15 0	1 0 SPI_G WU_G bit15 bit14 0 0	1 0 0 SPI_G WU_G CAN_G bit15 bit14 bit13 0 0 0	1 0 0 1 0 0 SPI_G WU_G CAN_G RES ERVED bit15 bit14 bit13 bit12 0 0 SPI_G WU_G CAN_G RES	1 0 0 0 0 0 SPI_G WU_G CAN_G RES ERVED IO_G bit15 bit14 bit13 bit12 bit11 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G	1 0 0 0 0 1 1 0 0 0 0 1 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G bit15 bit14 bit13 bit12 bit11 bit10 0 0 0 0 1 SPI_G WU_G CAN_G RES IO_G VPRE_G	1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G bit15 bit14 bit13 bit12 bit11 bit10 bit9 0 0 0 0 0 1 1 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G	1 0 0 0 0 1 1 P 1 0 0 0 0 1 1 P SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G VORE_G G bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0 0 0 0 0 1 1 0 0 0 1 1 0	1 0 0 0 0 1 1 P WU_ IO5_1 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_O OTHERS G WU_ IO5_1 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 0 0 0 0 1 1 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_O OTHERS WU_	1 0 0 0 0 1 1 P WU_ IO5_1 WU_ IO5_0 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G WU_ IO5_1 WU_ IO5_0 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 0 0 0 0 1 1 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS_ WU_U	1 0 0 0 0 1 1 P WUIO5_1 WUIO5_0 CANDIS_CFG SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G VOTHERS WU_IO5_1 WUIO5_0 CANDIS_CFG bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 0 0 0 0 1 1 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G VOTHERS_VU_G WU_G CAN_G SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G VOTHERS_VU_G WU_G CAN_G	1 0 0 0 0 1 1 P WUIO5_1 WUIO5_0 CANDISCFG CANDISCFG WU_TO SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G OTHERS WUIO5_1 WUIO5_0 CANDISCFG WU_TO bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 0 0 0 0 1 1 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G VOTHERS_ WU VU CAN WU_TO	1 0 0 0 0 1 1 P WUIO5_1 WUIO5_0 CANDISCFG CANUTO 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G VOTHERS_G IO_5_1 WUIO5_0 CANICANDISCFG CANICANDIS RES bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 0 0 0 0 1 1 0 <	1 0 0 0 0 1 1 P WU_L IO5_1 WU_L IO5_0 CAN_L DIS_CFG CAN_WU_TO 0 0 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G VOTHERS G WU_IO5_0 CAN_DIS_CFG CAN_WU_TO RES WU_TO RES ERVED RES ERVED bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit2 0 0 0 0 1 1 0 0 0 0 0 0 0 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS WU_U O 0 <t< td=""><td>1 0 0 0 0 1 1 P WU_LOS_1 WU_LOS_0 CAN_LOS_0 0 0 0 0 SPLG WU_G CAN_G RES IO_G VPRE_G VCORE_QOTHERS WU_LOS_1 IOS_0 CAN_DIS_CFG CAN_WU_TO 0 0 0 0 SPLG WU_G CAN_G RES RES</td></t<>	1 0 0 0 0 1 1 P WU_LOS_1 WU_LOS_0 CAN_LOS_0 0 0 0 0 SPLG WU_G CAN_G RES IO_G VPRE_G VCORE_QOTHERS WU_LOS_1 IOS_0 CAN_DIS_CFG CAN_WU_TO 0 0 0 0 SPLG WU_G CAN_G RES RES

35FS4500-35FS6500

Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 26. INIT_WU2 description and configuration of the bits

WU_IO5_1:0	Description	IO_5 wake-up configuration
	00	No wake-up capability (reset value)
	01	Wake-up on rising edge - or high level
	10	Wake-up on falling edge - or low level
	11	Wake-up on any edge
	Reset condition	Power on reset
CAN_DIS_CFG	Description	Define CAN behavior when FS1B is asserted low
	0	CAN in Rx only mode (when FS1B_CAN_ IMPACT = 1 in INIT_FAULT register) (reset value)
	1	CAN in sleep mode (when FS1B_CAN_ IMPACT = 1 in INIT_FAULT register)
	Reset condition	Power on reset
CAN_WU_TO	Description	Define the CAN wake-up timeout
	0	120 μs (reset value)
	1	2.8 ms
	Reset condition	Power on reset

13.3.4 INIT_INT

Table 27. INIT_INT register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	0	0	1	0	0	P	INT_ DURATION	0	INT_ INH_ ALL	INT_ INH_ VSNS	INT_ INH_ VPRE	INT_ INH_ VCORE	INT_ INH_ VOTHER	INT_ INH_ CAN
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	INT_ DURATION	RES ERVED	INT_ INH_ ALL	INT_ INH_ VSNS	INT_ INH_ VPRE	INT_ INH_ VCORE	INT_ INH_ VOTHER	INT_ INH_ CAN
Read																
Reau	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G		INT_ DURATION	RES ERVED	INT_ INH_ ALL	INT_ INH_ VSNS	INT_ INH_ VPRE	INT_ INH_ VCORE	INT_ INH_ VOTHER	INT_ INH_ CAN

Table 28. INIT_INT description and configuration of the bits

INT_DURATION	Description	Define the duration of the interrupt pulse
	0	100 μs (reset value)
	1	25 μs
	Reset condition	Power on reset

NXP Semiconductors

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Description	Inhibit ALL the interrupt
0	All INT sources (reset value)
1	All INT inhibited
Reset condition	Power on reset
Description	Inhibit the interrupt for V _{SNS_UV}
0	All INT sources (reset value)
1	V _{SNS_UV} INT inhibited
Reset condition	Power on reset
Description	Inhibit the interrupt for V _{PRE} status event
0	All INT sources (reset value)
1	V _{PRE} status change inhibited
Reset condition	Power on reset
Description	Inhibit the interrupt for V _{CORE} status event
0	All INT sources (reset value)
1	V _{CORE} status change inhibited
Reset condition	Power on reset
Description	Inhibit the interrupt for $V_{\text{CCA}}/V_{\text{AUX}}$ and V_{CAN} status event
0	All INT sources (reset value)
1	V _{CCA} /V _{AUX} /V _{CAN} status change inhibited
Reset condition	Power on reset
Description	Inhibit the interrupt for CAN error bits
0	All INT sources (reset value)
1	CAN error bits change inhibited
Reset condition	Power on reset
	Description01Reset conditionDescription01Reset conditionDescription01Reset conditionDescription01Reset conditionDescription01Reset conditionDescription01Reset conditionDescription01Reset conditionDescription0111

Table 28. INIT_INT description and configuration of the bits...continued

13.3.5 INIT_INH_INT

Table 29. INIT_INH_INT register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	0	0	1	0	1	Р	0	0	0	INT_ INH_5	INT_ INH_4	INT_ INH_3	INT_ INH_2	INT_ INH_0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	RES ERVED	RES ERVED	RES ERVED	INT_ INH_5	INT_ INH_4	INT_ INH_3	INT_ INH_2	INT_ INH_0
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	RES ERVED	RES ERVED	RES ERVED	INT_ INH_5	INT_ INH_4	INT_ INH_3	INT_ INH_2	INT_ INH_0

35FS4500-35FS6500 Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 30	INIT IO	_WU2	description	and	configuration	of the bits
----------	---------	------	-------------	-----	---------------	-------------

INT_INH_5	Description	Inhibit the interrupt pulse for IO_5 (masked in IO_G)
	0	INT not masked (reset value)
	1	INT masked
	Reset condition	Power on reset
INT_INH_4	Description	Inhibit the interrupt pulse for IO_4 (masked in IO_G)
	0	INT not masked (reset value)
	1	INT masked
	Reset condition	Power on reset
INT_INH_3	Description	Inhibit the interrupt pulse for IO_3 (masked in IO_G)
	0	INT not masked
	1	INT masked (reset value)
	Reset condition	Power on reset
INT_INH_2	Description	Inhibit the interrupt pulse for IO_2 (masked in IO_G)
	0	INT not masked
	1	INT masked (reset value)
	Reset condition	Power on reset
INT_INH_0	Description	Inhibit the interrupt pulse for IO_0 (masked in IO_G)
	0	INT not masked (reset value)
	1	INT masked
	Reset condition	Power on reset

13.3.6 LONG_DURATION_TIMER

Table 3	1. LONG	_DURATION	_TIMER register	r description
10/11/4 -				

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	0	0	1	1	0	Р	F2	F1	F0	REG_SE	0	MODE	LDT_ ENABLE	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	. F2	F1	F0	REG_SE	LDT_ RUNNING	MODE	LDT_ ENABLE	LDT_INT
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	. F2	F1	F0	REG_SE	LDT_ RUNNING	MODE	LDT_ ENABLE	LDT_INT

Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver

F2:F0	Description	Select timer operating function
	000	Function 1: in normal mode count and generate flag or INT when counter reaches the after run value (reset value)
	001	Function 2: in normal mode count until after run value is reached, then enters in LPOFF
	010	Function 3: in normal mode count until after run value is reached, then enters in LPOFF. Once in LPOFF, count until wake-up value is reached and wake-up.
	011	Function 4: in LPOFF, count until wake-up value is reached and wake-up
	100	Function 5: in LPOFF, count and do not wake-up. Counter value is stored in wake- up register.
	101 111	N/A
	Reset condition	Power on reset
REG_SE	Description	Counter register selection
	0	Read programmed wake-up register (reset value)
	1	Read real time counter into wake-up register (after counter is stopped with LDT_ ENABLE bit)
	Reset condition	Power on reset
MODE	Description	Operating mode selection
	0	Calibration mode (488 µs resolution)
	1	Normal mode (1 s resolution) (reset value)
	Reset condition	Power on reset
LDT_ENABLE	Description	LDT counter control
	0	LDT counter stop (reset value)
	1	LDT counter start
	Reset condition	Power on reset
LDT_RUNNING	Description	Counter status
	0	Counter not running (reset value)
	1	Counter running
	Reset condition	Power on reset
LDT_INT	Description	Counter interrupt generation when function 1 is selected
	0	No INT generated (reset value)
	1	INT generated when counter reach after run value
	Reset condition	Power on reset/read

Table 32. LONG_DURATION_TIMER description and configuration of the bits

13.3.7 HW_CONFIG

Table 33. HW_CONFIG register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	LS_ DETECT	RES ERVED	VCCA_ PNP_ DET	VCCA_HW	VAUX_HW	1	DFS_HW1	DBG_HW

Table 34. HW_CONFIG description and configuration of the bits

LS_DETECT	Description	Report the hardware configuration of V _{PRE}
	0	Buck-boost
	1	Buck only
	Reset condition	Power on reset/refresh after LPOFF
VCCA_PNP_DET	Description	Report the connection of an external PNP on V _{CCA}
	0	External PNP connected
	1	Internal MOSFET
	Reset condition	Power on reset/refresh after LPOFF
VCCA_HW	Description	Report the hardware configuration for V _{CCA}
	0	3.3 V
	1	5.0 V
	Reset condition	Power on reset/refresh after LPOFF
VAUX_HW	Description	Report the hardware configuration for V _{AUX}
	0	5.0 V
	1	3.3 V
	Reset condition	Power on reset/refresh after LPOFF
DFS_HW1	Description	Report the deep fail-safe hardware configuration (main logic)
	0	Deep fail-safe disable
	1	Deep fail-safe enable
	Reset condition	Power on reset/refresh after LPOFF
DBG_HW	Description	Report the configuration of the DEBUG mode
	0	Normal operation
	1	Debug mode selected
	Reset condition	Power on reset/refresh after LPOFF
	1	

13.3.8 WU_SOURCE

Table 35. WU_SOURCE register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	10_5_WU	IO_4_WU	IO_3_WU	IO_2_WU	IO_0_WU	AUTO_WU	LDT_WU	PHY_WU

Table 36. WU_SOURCE description and configuration of the bits

IO_5_WU	Description	Report a wake-up event from IO_5
	0	No wake-up (reset value)
	1	Wake-up event detected
	Reset condition	Power on reset/read
IO_4_WU	Description	Report a wake-up event from IO_4
	0	No wake-up (reset value)
	1	Wake-up event detected
	Reset condition	Power on reset/read
IO_3_WU	Description	Report a wake-up event from IO_3
	0	No wake-up (reset value)
	1	Wake-up event detected
	Reset condition	Power on reset/read
IO_2_WU	Description	Report a wake-up event from IO_2
	0	No wake-up (reset value)
	1	Wake-up event detected
	Reset condition	Power on reset/read
IO_0_WU	Description	Report a wake-up event from IO_0
	0	No wake-up (reset value)
	1	Wake-up event detected
	Reset condition	Power on reset/read
AUTO_WU	Description	Report an automatic wake-up event
	0	No wake-up (reset value)
	1	Wake-up event detected
	Reset condition	Power on reset/read
LDT_WU	Description	Report a wake-up event from long duration timer
	0	No wake-up (reset value)
	1	Wake-up event detected
	Reset condition	Power on reset/read

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 36. WU_SOURCE description and configuration of the bits...continued

PHY_WU	Description	Report a wake-up event from CAN physical layer
	0	No wake-up (reset value)
	1	Wake-up event detected
	Reset condition	Power on reset/read CAN_WU

13.3.9 DEVICE _ID

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	VCORE_1	VCORE_0	PHY_1	PHY_0	0	DEV_ REV_2	DEV_ REV_1	DEV_ REV_0

Table 38. DEVICE_ID description and configuration of the bits

VCORE_1:0	Description	VCORE current capability
	00	1.5 A
	01	0.8 A
	10	0.5 A
	11	N/A
	Reset condition	Power on reset
PHY_1:0	Description	CAN physical layer
	x0	No CAN
	x1	CAN only
	Reset condition	Power on reset
DEV_REV_2:0	Description	Device silicon revision
	000	Silicon Rev. xxx
		- For ASIL-D devices, DEV_REV_2:0 = 010;
	111	- For ASIL-B devices, DEV_REV_2:0 = 111
	Reset condition	Power on reset

13.3.10 IO_INPUT

Table 39.	10	INPUT	register	description
-----------	----	-------	----------	-------------

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	IO_5	IO_4	0	IO_3	IO_2	0	0	IO_0

Grade 0 safety power system basis chip with CAN flexible data transceiver

IO_5	Description	Report IO_5 digital state in normal mode. No update in LPOFF mode since wake- up features available
	0	Low
	1	High
	Reset condition	Power on reset/read
IO_4	Description	Report IO_4 digital state in normal mode. No update in LPOFF mode since wake- up features available
	0	Low
	1	High
	Reset condition	Power on reset/read
IO_3	Description	Report IO_3 digital state in normal mode. No update in LPOFF mode since wake- up features available
	0	Low
	1	High
	Reset condition	Power on reset/read
10_2	Description	Report IO_2 digital state in normal mode. No update in LPOFF mode since wake- up features available
	0	Low
	1	High
	Reset condition	Power on reset/read
IO_0	Description	Report IO_0 digital state in normal mode. No update in LPOFF mode since wake- up features available
	0	Low
	1	High
	Reset condition	Power on reset/read

Table 40. IO_INPUT description and configuration of the bits

13.3.11 DIAG_VPRE

Table 41. DIAG_VPRE register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_C	OTHERS_ G	воВ	VPRE_ STATE	TWARN_ PRE	TSD_PRE	VPRE_OV	VPRE_UV	ILIM_ PRE	0

Table 42. DIAG_VPRE description and configuration of the bits

BoB	Description	Report a running mode of V _{PRE}						
	0	Buck (reset value)						
	1	Boost						
	Reset condition	Power on reset						

NXP Semiconductors

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

VPRE_STATE	Description	Report the activation state of V _{PRE} SMPS
	0	SMPS off
	1	SMPS on (reset value)
	Reset condition	Power on reset
TWARN_PRE	Description	Report a thermal warning from V _{PRE}
	0	No thermal warning (T _J < T _{WARN_PRE}) (reset value)
	1	Thermal warning (T _J > T _{WARN_PRE})
	Reset condition	Power on reset/read
TSD_PRE	Description	Thermal shutdown of V _{PRE}
	0	No TSD (T _J < T _{SD_PRE}) (reset value)
	1	TSD occurred ($T_J > T_{SD_PRE}$)
	Reset condition	Power on reset/read
VPRE_OV	Description	V _{PRE} overvoltage detection
	0	No overvoltage (V _{PRE} < V _{PRE_OV}) (reset value)
	1	Overvoltage detected (V _{PRE} > V _{PRE_OV})
	Reset condition	Power on reset/read
VPRE_UV	Description	V _{PRE} undervoltage detection
	0	No undervoltage (V _{PRE} > V _{PRE_UV})
	1	Undervoltage detected (V _{PRE} < V _{PRE_UV}) (reset value)
	Reset condition	Power on reset/read
ILIM_PRE	Description	Report a current limitation condition on V _{PRE}
	0	No current limitation (I _{PRE_PK} < I _{PRE_LIM}) (reset value)
	1	Current limitation (I _{PRE_PK} > I _{PRE_LIM})
	Reset condition	Power on reset/read
		1

Table 42. DIAG_VPRE description and configuration of the bits...continued

13.3.12 DIAG_VCORE

Table 43. DIAG_VCORE register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	0	VCORE_ STATE	TWARN_ CORE	TSD_ CORE	VCORE_ FB_OV	VCORE_ FB_UV	0	0

Table 44. DIAG_VCORE description and configuration of the bits

VCORE_STATE	Description	Report the activation state of V _{CORE} SMPS
	0	SMPS off
	1	SMPS on (reset value)
	Reset condition	Power on reset

Grade 0 safety power system basis chip with CAN flexible data transceiver

TWARN_CORE	Description	Report a thermal warning from V _{CORE}
	0	No thermal warning (T _J < T _{WARN_CORE}) (reset value)
	1	Thermal warning (T _J > T _{WARN_CORE})
	Reset condition	Power on reset/read
TSD_CORE	Description	Thermal shutdown of V _{CORE}
	0	No TSD (T _J < T _{SD_CORE}) (reset value)
	1	TSD occurred ($T_J > T_{SD_CORE}$)
	Reset condition	Power on reset/read
VCORE_FB_OV	Description	V _{CORE} overvoltage detection
	0	No overvoltage (V _{CORE_FB} < V _{CORE_FB_OV}) (reset value)
	1	Overvoltage detected (V _{CORE_FB} > V _{CORE_FB_OV})
	Reset condition	Power on reset/read
VCORE_FB_UV	Description	V _{CORE} undervoltage detection
	0	No undervoltage (V _{CORE_FB} > V _{CORE_FB_UV})
	1	Undervoltage (V _{CORE_FB} < V _{CORE_FB_UV}) (reset value)
	Reset condition	Power on reset/read

Table 44. DIAG_VCORE description and configuration of the bits...continued

13.3.13 DIAG_VCCA

Table 45. DIAG_VCCA register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	0	0	TWARN_ CCA	TSD_CCA	VCCA_OV	VCCA_UV	ILIM_ CCA	ILIM_ CCA_ OFF

Table 46. DIAG_VCCA description and configuration of the bits

TWARN_CCA	Description	Report a thermal warning from V_{CCA} . Available only for internal pass MOSFET
	0	No thermal warning (T _J < T _{WARN_CCA}) (reset value)
	1	Thermal warning (T _J > T _{WARN_CCA})
	Reset condition	Power on reset/read
TSD_CCA	Description	Thermal shutdown of V _{CCA}
	0	No TSD (T _J < T _{SD_CCA}) (reset value)
	1	TSD occurred ($T_J > T_{SD_CCA}$)
	Reset condition	Power on reset/read

Grade 0 safety power system basis chip with CAN flexible data transceiver

VCCA_OV	Description	V _{CCA} overvoltage detection
	0	No overvoltage (V _{CCA} < V _{CCA_OV}) (reset value)
	1	Overvoltage detected ($V_{CCA} > V_{CCA_OV}$)
	Reset condition	Power on reset/read
VCCA_UV	Description	V _{CCA} undervoltage detection
	0	No undervoltage (V _{CCA} > V _{CCA_UV})
	1	Undervoltage detected (V _{CCA} < V _{CCA_UV}) (reset value)
	Reset condition	Power on reset/read
ILIM_CCA	Description	Report a current limitation condition on V _{CCA}
	0	No current limitation (I _{CCA} < I _{CCA_LIM}) (reset value)
	1	Current limitation (I _{CCA} > I _{CCA_LIM})
	Reset condition	Power on reset/read
ILIM_CCA_OFF	Description	Maximum current limitation duration. Available only when an external PNP is connected
	0	T_LIMITATION < T _{CCA_LIM_OFF} (reset value)
	1	T_LIMITATION >T _{CCA_LIM_OFF}
	Reset condition	Power on reset/read

Table 46. DIAG_VCCA description and configuration of the bits...continued

13.3.14 DIAG_VAUX

Table 47. DIAG_VAUX register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	0	0	0	TSD_AUX	VAUX_OV	VAUX_UV	ILIM_ AUX	ILIM_ AUX_ OFF

Table 48. DIAG_VAUX description and configuration of the bits

TSD_AUX	Description	Thermal shutdown of V _{AUX}
	0	No TSD (T _J < T _{SD_AUX}) (reset value)
	1	TSD occurred (T _J > T _{SD_AUX})
	Reset condition	Power on reset/read
VAUX_OV	Description	V _{AUX} overvoltage detection
	0	No overvoltage (V _{AUX} < V _{AUX_OV}) (reset value)
	1	Overvoltage detected ($V_{AUX} > V_{AUX_OV}$)
	Reset condition	Power on reset/read

Grade 0 safety power system basis chip with CAN flexible data transceiver

VAUX_UV	Description	V _{AUX} undervoltage detection
	0	No undervoltage (V _{AUX} > V _{AUX_UV})
	1	Undervoltage detected (V _{AUX} < V _{AUX_UV}) (reset value)
	Reset condition	Power on reset/read
ILIM_AUX	Description	Report a current limitation condition on V _{AUX}
	0	No current limitation (I _{AUX} < I _{AUX_LIM}) (reset value)
	1	Current limitation (I _{AUX} > I _{AUX_LIM})
	Reset condition	Power on reset/read
ILIM_AUX_OFF	Description	Maximum current limitation duration
	0	T_LIMITATION < T _{AUX_LIM_OFF} (reset value)
	1	T_LIMITATION >TAUX_LIM_OFF
	Reset condition	Power on reset/read

Table 48. DIAG_VAUX description and configuration of the bits...continued

13.3.15 DIAG_VSUP_VCAN

Table 49. DIAG_VSUP_VCAN register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	VSNS_UV	VSUP_ UV_7	IPFF	TSD_CAN	VCAN_OV	VCAN_UV	ILIM_ CAN	0

Table 50. DIAG_VSUP_VCAN description and configuration of the bits

VSNS_UV	Description	Detection of battery voltage below V _{SNS_UV}
	0	V _{BAT} > V _{SNS_UV}
	1	V _{BAT} < V _{SNS_UV} (reset value)
	Reset condition	Power on reset/read
VSUP_UV_7	Description	Detection of V_{SUP} below $V_{SUP_UV_7}$
	0	$V_{SUP} > V_{SUP_UV_7}$
	1	V _{SUP} < V _{SUP_UV_7} (reset value)
	Reset condition	Power on reset/read
IPFF	Description	Input power feed forward (IPFF)
	0	Normal operation (reset value)
	1	IPFF mode activated
	Reset condition	Power on reset/read
TSD_CAN	Description	Thermal shutdown of V _{CAN}
	0	No TSD (T _J < T _{SD_CAN}) (reset value)
	1	TSD occurred ($T_J > T_{SD_CAN}$)
	Reset condition	Power on reset/read

Product data sheet

NXP Semiconductors

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 50.	DIAG	VSUP	VCAN	description	and	configuration	of the l	bitscontinued

VCAN_OV	Description	V _{CAN} overvoltage detection
	0	No overvoltage (V _{CAN} < V _{CAN_OV}) (reset value)
	1	Overvoltage detected (V _{CAN} > V _{CAN_OV})
	Reset condition	Power on reset/read
VCAN_UV	Description	V _{CAN} undervoltage detection
	0	No undervoltage (V _{CAN} > V _{CAN_UV})
	1	Undervoltage detected (V _{CAN} < V _{CAN_UV}) (reset value)
	Reset condition	Power on reset/read
ILIM_CAN	Description	Report a current limitation condition on V _{CAN}
	0	No current limitation (I _{CAN} < I _{CAN_LIM}) (reset value)
	1	Current limitation (I _{CAN} > I _{CAN _LIM})
	Reset condition	Power on reset/read

13.3.16 DIAG_CAN_1

Table 51. DIAG_CAN_1 register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	CANH_ BATT	CANH_ GND	CANL_ BATT	CANL_ GND	CAN_DOM	0	RXD_REC	TXD_DOM

Table 52. DIAG_CAN_1 description and configuration of the bits

CANH_BATT	Description	CANH short-circuit to battery detection
	0	No failure (reset value)
	1	Failure detected
	Reset condition	Power on reset/read
CANH_GND	Description	CANH short-circuit to GND detection
	0	No failure (reset value)
	1	Failure detected
	Reset condition	Power on reset/read
CANL_BATT	Description	CANL short-circuit to battery detection
	0	No failure (reset value)
	1	Failure detected
	Reset condition	Power on reset/read
CANL_GND	Description	CANL short-circuit to GND detection
	0	No failure (reset value)
	1	Failure detected
	Reset condition	Power on reset/read

Grade 0 safety power system basis chip with CAN flexible data transceiver

CAN_DOM	Description	CAN Bus dominant clamping detection
	0	No failure (reset value)
	1	Failure detected
	Reset condition	Power on reset/read
RXD_REC	Description	RXD recessive clamping detection (short-circuit to 5.0 V)
	0	No failure (reset value)
	1	Failure detected
	Reset condition	Power on reset/read
TXD_DOM	Description	TXD dominant clamping detection (short-circuit to GND)
	0	No failure (reset value)
	1	Failure detected
	Reset condition	Power on reset/read

Table 52. DIAG_CAN_1 description and configuration of the bits...continued

13.3.17 DIAG_CAN_2

Table 53. DIAG_CAN_2 register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	RES ERVED	RES ERVED	0	RES ERVED	RES ERVED	0	CAN_OT	CAN_OC

Table 54. DIAG CAN 2 description and configuration of the bits

		· · · · · · · · · · · · · · · · · · ·								
CAN_OT	Description	CAN overtemperature detection								
	0	No failure (reset value)								
	1	Failure detected								
	Reset condition	Power on reset/read								
CAN_OC	Description	CAN overcurrent detection								
	0	No failure (reset value)								
	1	Failure detected								
	Reset condition	Power on reset/read								

13.3.18 DIAG_SPI

Table 55.	DIAG	_SPI	register	description
-----------	------	------	----------	-------------

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_C	OTHERS_ G	SPI_ERR	0	SPI_CLK	0	SPI_REQ	0	SPI_ PARITY	0

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 56.	DIAG	_SPI	description	and	configuration	of the bits
-----------	------	------	-------------	-----	---------------	-------------

SPI_ERR	Description	Secured SPI communication check
	0	No error (reset value)
	1	Error detected in the secured bits
	Reset condition	Power on reset/read
SPI_CLK	Description	SCLK error detection
	0	16 clock cycles during NCS low (reset value)
	1	Wrong number of clock cycles (<16 or > 16)
	Reset condition	Power on reset/read
SPI_REQ	Description	Invalid SPI access (wrong write or read, write to INIT registers in normal mode, wrong address)
	0	No error (reset value)
	1	SPI violation
	Reset condition	Power on reset/read
SPI_PARITY	Description	SPI parity bit error detection
	0	Parity bit ok (reset value)
	1	Parity bit error
	Reset condition	Power on reset/read

13.3.19 MODE

Table 57. Mode register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	0	1	0	1	Р	VKAM_EN	LPOFF_ AUTO_ WU	GO_ LPOFF	INT_REQ	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	VKAM_EN	RES ERVED	RES ERVED	RES ERVED	INIT	NORMAL	DFS	LPOFF

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	VKAM_EN	RES ERVED	RES ERVED	RES ERVED	INIT	NORMAL	DFS	LPOFF

Table 58. Mode description and configuration of the bits

VKAM_EN	Description	V _{KAM} control (default state depends on part number)
	0	DISABLED
	1	ENABLED
	Reset condition	Power on reset

Grade 0 safety power system basis chip with CAN flexible data transceiver

LPOFF_AUTO_WU	Description	Configure the device in LPOFF_AUTO_WU
	0	No action (reset value)
	1	Go to LPOFF mode and wake-up automatically after 1.0 ms
	Reset condition	Power on reset/refresh after LPOFF
GO_LPOFF	Description	Configure the device in LPOFF–SLEEP
	0	No action (reset value)
	1	Go to LPOFF mode and wait for wake-up event
	Reset condition	Power on reset/refresh after LPOFF
INT_REQ	Description	Request for an INT pulse
	0	No Request (reset value)
	1	Request for an INT pulse
	Reset condition	Power on reset
INIT	Description	Report if INIT mode of the main logic state machine is entered
	0	Not in INIT mode
	1	INIT mode (reset value)
	Reset condition	Power on reset
NORMAL	Description	Report if normal mode of the main logic state machine is entered
	0	Not in normal mode (reset value)
	1	Normal mode
	Reset condition	Power on reset
DFS	Description	Report if the device resume from deep fail-safe mode
	0	Not in deep fail-safe (reset value)
	1	Resume from deep fail-safe
	Reset condition	Power on reset/read
LPOFF	Description	Report if the device resume from LPOFF-sleep or LPOFF_AUTO_WU mode
	0	Not in LPOFF (reset value)
	1	Resume from LPOFF
	Reset condition	Power on reset/read
Secure 3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6

Table 58. Mode description and configuration of the bits...continued

13.3.20 REG_MODE

Table 59. REG_MODE register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	0	1	1	0	Р	VCORE_ EN	VCCA_EN	VAUX_EN	VCAN_EN	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	RES ERVED	RES ERVED	RES ERVED	RES ERVED	VCORE_ EN	VCCA_EN	VAUX_EN	VCAN_EN
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	RES ERVED	RES ERVED	RES ERVED	RES ERVED	VCORE_ EN	VCCA_EN	VAUX_EN	VCAN_EN

Table 60. REG_MODE description and configuration of the bits

VCORE_EN	Description	V _{CORE} control (switch off not recommended if V _{CORE} is safety critical)
	0	Disabled
	1	Enabled (reset value)
	Reset condition	Power on reset
VCCA_EN	Description	V _{CCA} control (switch off not recommended if V _{CCA} is safety critical)
	0	Disabled
	1	Enabled (reset value)
	Reset condition	Power on reset
VAUX_EN	Description	V _{AUX} control (switch off not recommended if V _{AUX} is safety critical)
	0	Disabled
	1	Enabled (reset value)
	Reset condition	Power on reset
VCAN_EN	Description	V _{CAN} control
	0	Disabled
	1	Enabled (reset value)
	Reset condition	Power on reset
Secure 3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5)
		Secured_2 = NOT(bit4)
		Secured_1 = bit7
		Secured_0 = bit6

13.3.21 IO_OUT_AMUX

Table 61. IO_OUT_AMUX register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	0	1	1	1	Р	IO_ OUT_ 4_EN	IO_ OUT_4	0	0	0	AMUX_2	AMUX_1	AMUX_0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	IO_ OUT_ 4_EN	IO_ OUT_4	RES ERVED	RES ERVED	RES ERVED	AMUX_2	AMUX_1	AMUX_0
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	IO_ OUT_ 4_EN	IO_ OUT_4	RES ERVED	RES ERVED	RES ERVED	AMUX_2	AMUX_1	AMUX_0

Table 62. IO_OUT_AMUX description and configuration of the bits

IO_OUT_4_EN	Description	Enable the output gate driver capability for IO_4
	0	High-impedance (IO_4 configured as input) (reset value)
	1	Enabled (IO_4 configured as output gate driver)
	Reset condition	Power on reset
IO_OUT_4	Description	Configure IO_4 output gate driver state
	0	Low (reset value)
	1	High
	Reset condition	Power on reset
AMUX_2:0	Description	Select AMUX output
	000	V _{REF} (reset value)
	001	V _{SNS} wide range
	010	IO_0 wide range
	011	IO_5 wide range
	100	V _{SNS} tight range
	101	IO_0 tight range
	110	IO_5 tight range/VKAM
	111	Die temperature sensor
	Reset condition	Power on reset

Grade 0 safety power system basis chip with CAN flexible data transceiver

13.3.22 CAN_MODE

Table 63. CAN_MODE register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	1	0	0	0	Р	CAN_ MODE_ 1	CAN_ MODE_ 0	CAN_ AUTO_ DIS	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	CAN_ MODE_ 1	CAN_ MODE_ 0	CAN_ AUTO_ DIS	RES ERVED	RES ERVED	RES ERVED	CAN_WU	RES ERVED

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	CAN_ MODE_ 1	CAN_ MODE_ 0	CAN_ AUTO_ DIS	RES ERVED	RES ERVED	RES ERVED	CAN_WU	RES ERVED

Table 64. CAN_MODE description and configuration of the bits

Note: CAN mode is automatically configured to 'sleep + wake-up capability[10]' if CAN mode was different than 'sleep + no wake-up capability [00]' before the device enters in LPOFF. After LPOFF, the initial CAN mode prior to enter LPOFF is restored.

	D :	
CAN_MODE_1:0	Description	Configure the CAN mode
	00	Sleep/no wake-up capability
	01	Listen only
	10	Sleep/wake-up capability (reset value)
	11	Normal operation mode
	Reset condition	Power on reset
CAN_AUTO_DIS	Description	Automatic CAN Tx disable
	0	NO auto disable
	1	Reset CAN_mode from '11' to '01' on CAN_OT or TXD_DOM or RXD_REC or CAN_DOM event (reset value)
	Reset condition	Power on reset
CAN_WU	Description	Report a wake-up event from the CAN
	0	No wake-up (reset value)
	1	Wake-up detected
	Reset condition	Power on reset/read

Grade 0 safety power system basis chip with CAN flexible data transceiver

13.3.23 LDT_AFTER_RUN_1

Table 65. LDT_AFTER_RUN_1 register description

bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
1	0	1	1	0	1	0	Р	B15	B14	B13	B12	B11	B10	B9	B8
SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	B15	B14	B13	B12	B11	B10	B9	B8
					1										
bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0
SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	B15	B14	B13	B12	B11	B10	B9	B8
	1 SPI_G bit15 0	1 0 SPI_G WU_G bit15 bit14 0 0	1 0 1 SPI_G WU_G CAN_G bit15 bit14 bit13 0 0 1	1 0 1 1 SPI_G WU_G CAN_G RES ERVED bit15 bit14 bit13 bit12 0 0 1 1 SPI_G WU_G CAN_G RES	1 0 1 1 0 SPI_G WU_G CAN_G RES ERVED IO_G bit15 bit14 bit13 bit12 bit11 0 0 1 1 0 SPI_G WU_G CAN_G RES IO_G	1 0 1 1 0 1 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G bit15 bit14 bit13 bit12 bit11 bit10 0 0 1 1 0 1 SPI_G WU_G CAN_G RES IO_G VPRE_G	1 0 1 1 0 1 0 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G bit15 bit14 bit13 bit12 bit11 bit10 bit9 0 0 1 1 0 1 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G	1 0 1 1 0 1 0 P SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0 0 1 1 0 1 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G/OTHERS_	1 0 1 1 0 1 0 P B15 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_O/OTHERS_ G B15 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 0 0 1 1 0 1 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_O/OTHERS_ B15	1 0 1 1 0 1 0 P B15 B14 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS_G B15 B14 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 0 0 1 1 0 1 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS_ B15 B14	1 0 1 1 0 1 0 P B15 B14 B13 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G B15 B14 B13 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 0 0 1 1 0 1 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G OTHERS_ B15 B14 B13	1 0 1 1 0 1 0 P B15 B14 B13 B12 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G B15 B14 B13 B12 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 0 0 1 1 0 1 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G OTHERS_ B15 B14 B13 B12	1 0 1 1 0 1 0 P B15 B14 B13 B12 B11 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G B15 B14 B13 B12 B11 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 0 <td< td=""><td>1 0 1 1 0 1 0 P B15 B14 B13 B12 B11 B10 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_Q OTHERS_G B15 B14 B13 B12 B11 B10 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS_G B15 B14 B13 B12 B11 B10 SPI_G bit14 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 0 0 1 0 1 0 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS_B15 B14 B13 B12 B11 B10</td><td>1 0 1 1 0 1 0 P B15 B14 B13 B12 B11 B10 B9 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_Q/OTHERS_G B15 B14 B13 B12 B11 B10 B9 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit12 bit11 0 0 1 0 1 0 <t< td=""></t<></td></td<>	1 0 1 1 0 1 0 P B15 B14 B13 B12 B11 B10 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_Q OTHERS_G B15 B14 B13 B12 B11 B10 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS_G B15 B14 B13 B12 B11 B10 SPI_G bit14 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 0 0 1 0 1 0 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS_B15 B14 B13 B12 B11 B10	1 0 1 1 0 1 0 P B15 B14 B13 B12 B11 B10 B9 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_Q/OTHERS_G B15 B14 B13 B12 B11 B10 B9 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit12 bit11 0 0 1 0 1 0 <t< td=""></t<>

Table 66. LDT_AFTER_RUN_1 description and configuration of the bits

B15:8	Description	Long duration timer - after run value
	00 to FF	After run value (8 most significant bits)
	Reset condition	Power on reset

13.3.24 LDT_AFTER_RUN_2

Table 67. LDT_AFTER_RUN_2 register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	1	0	1	1	Р	B7	B6	B5	B4	B3	B2	B1	B0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	B7	B6	B5	B4	B3	B2	B1	B0

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	B7	B6	B5	B4	B3	B2	B1	В0

Table 68. LDT_AFTER_RUN_2 description and configuration of the bits

B7:0	Description	Long duration timer - after run value
	00 to FF	After run value (8 least significant bits)
	Reset condition	Power on reset

13.3.25 LDT_WAKE_UP_1

Table 69. LDT_WAKE_UP_1 register description

bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
1	0	1	1	1	0	0	Р	B23	B22	B21	B20	B19	B18	B17	B16
SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	B23	B22	B21	B20	B19	B18	B17	B16
bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	B23	B22	B21	B20	B19	B18	B17	B16
	1 SPI_G bit15 0	1 0 SPI_G WU_G bit15 bit14 0 0	1 0 1 SPI_G WU_G CAN_G bit15 bit14 bit13 0 0 1	1 0 1 1 SPI_G WU_G CAN_G RES ERVED bit15 bit14 bit13 bit12 0 0 1 1 SPI_G WU_G CAN_G RES	1 0 1 1 1 SPI_G WU_G CAN_G RES ERVED IO_G bit15 bit14 bit13 bit12 bit11 0 0 1 1 1 SPI_G WU_G CAN_G RES IO_G	1 0 1 1 1 0 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G bit15 bit14 bit13 bit12 bit11 bit10 0 0 1 1 1 0 SPI_G WU_G CAN_G RES IO_G VPRE_G	1 0 1 1 1 0 0 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G bit15 bit14 bit13 bit12 bit11 bit10 bit9 0 0 1 1 1 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G	1 0 1 1 1 0 0 P SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G VORE_G O O THERS G bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 O	1 0 1 1 1 0 0 P B23 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_Q OTHERS_G B23 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 0 0 1 1 1 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS_ B23	1 0 1 1 1 0 0 P B23 B22 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS_G B23 B22 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 0 0 1 1 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS_ B23 B22	1 0 1 1 1 0 0 P B23 B22 B21 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_Q OTHERS G B23 B22 B21 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 0 0 1 1 1 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_Q OTHERS B23 B22 B21	1 0 1 1 1 0 0 P B23 B22 B21 B20 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G B23 B22 B21 B20 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 0 0 1 1 0 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G OTHERS_ B23 B22 B21 B20	1 0 1 1 1 0 0 P B23 B22 B21 B20 B19 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G B23 B22 B21 B20 B19 B19 bit15 bit14 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 0 0 1 1 0 0 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G OTHERS B23 B22 B21 B20 B19	1 0 1 1 1 0 0 P B23 B22 B21 B20 B19 B18 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G B23 B22 B21 B20 B19 B18 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 0 0 1 1 0 0 0 0 0 0 0 0 SPI_G WU_G CAN_G RES IO_G VPRE_G VCORE_G OTHERS B23 B22 B21 B20 B19 B18	1 0 1 1 1 0 0 P B23 B22 B21 B20 B19 B18 B17 SPI_G WU_G CAN_G RES ERVED IO_G VPRE_G VCORE_G OTHERS G B23 B22 B21 B20 B19 B18 B17 bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 0 0 1 1 0 </td

Table 70. LDT_WAKE_UP_1 description and configuration of the bits

B23:16	Description	Long duration timer – wake-up value
	00 to FF	Wake-up value (8 most significant bits)
	Reset condition	Power on reset

13.3.26 LDT_WAKE_UP_2

Table 71. LDT_WAKE_UP_2 register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	1	1	0	1	Р	B15	B14	B13	B12	B11	B10	B9	B8
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_C	OTHERS_ G	B15	B14	B13	B12	B11	B10	B9	B8

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	1	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	VOTHERS_ G	B15	B14	B13	B12	B11	B10	B9	B8

Table 72. LDT_WAKE_UP_2 description and configuration of the bits

B15:8	Description	Long duration timer – wake-up value
	00 to FF	Wake-up value (8 intermediate bits)
	Reset condition	Power on reset

13.3.27 LDT_WAKE_UP_3

Table 73. LDT_WAKE_UP_3 register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	1	1	1	0	Р	B7	B6	B5	B4	B3	B2	B1	B0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	B7	B6	B5	B4	B3	B2	B1	B0
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	B7	B6	B5	B4	B3	B2	B1	B0

Table 74. LDT_WAKE_UP_3 description and configuration of the bits

B7:0	Description	Long duration timer – wake-up value
	00 to FF	Wake-up value (8 least significant bits)
	Reset condition	Power on reset

13.4 Detail of fail-safe logic register mapping

13.4.1 INIT_FS1B_TIMING

Table 75. INIT_FS1B_TIMING register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	0	0	1	Р	FS1B_ TIME_3	FS1B_ TIME_2	FS1B_ TIME_1	FS1B_ TIME_0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	FS1B_ TIME_3	FS1B_ TIME_2	FS1B_ TIME_1	FS1B_ TIME_0
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	FS1B_ TIME_3	FS1B_ TIME_2	FS1B_ TIME_1	FS1B_ TIME_0

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 76. INIT_FS	1B_TIMING. Descr	iption and configuration of the bits						
FS1B_TIME_3:0	Description	FS1B timing range factor x1	FS1B timing range factor x8					
(timing made with		(FS1B_TIME_RANGE bit = 0)	(FS1B_TIME_RANGE bit = 1)					
fail-safe oscillator)	0000	0	0					
	0001	10 ms	80 ms					
	0010	13 ms	104 ms					
	0011	17 ms	135 ms					
	0100	22 ms	176 ms					
	0101	29 ms	228 ms					
	0110	37 ms (reset value)	297 ms					
	0111	48 ms	386 ms					
	1000	63 ms	502 ms					
	1001	82 ms	653 ms					
	1010	106 ms	848 ms					
	1011	138 ms	1103 ms					
	1100	179 ms	1434 ms					
	1101	233 ms	1864 ms					
	1110	303 ms	2423 ms					
	1111	394 ms	3150 ms					
	Reset condition	Power on reset						
Secure3:0	Description	Secured bits based on write bits						
		Secured_3 = NOT(bit5)						
		Secured_2 = NOT(bit4)						
		Secured_1 = bit7						
		Secured_0 = bit6						

Table 76. INIT_FS1B_TIMING. Description and configuration of the bits

13.4.2 BIST

Table 77. BIST register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	0	1	0	Р	0	ABIST2_ FS1B	ABIST2_ VAUX	0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	LBIST_ OK	ABIST2_ FS1 B_OK	ABIST2_ VAUX_ OK	ABIST1_ OK
	1															
Read																

Reau																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	LBIST_ OK	ABIST2_ FS1 B_OK	ABIST2_ VAUX_ OK	ABIST1_ OK

Grade 0 safety power system basis chip with CAN flexible data transceiver

ABIST2_FS1B	Description	Request ABIST execution on FS1B
	0	No action (reset value)
	1	Launch ABIST on FS1B
	Reset condition	Fail-safe power on reset
ABIST2_VAUX	Description	Request ABIST execution on VAUX
	0	No action (reset value)
	1	Launch ABIST on VAUX
	Reset condition	Fail-safe power on reset
Secure3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6
LBIST_OK	Description	Diagnostic of fail-safe logic BIST (automatically executed)
	0	LBIST fail
	1	LBIST pass (reset value)
	Reset condition	Fail-safe power on reset
ABIST2_FS1B_OK	Description	Diagnostic of FS1B Analog BIST2 (executed on demand)
	0	FS1B ABIST fail or not executed (reset value)
	1	FS1B ABIST pass
	Reset condition	Fail-safe power on reset
ABIST2_VAUX_OK	Description	Diagnostic of VAUX Analog BIST2 (executed on demand)
	0	VAUX ABIST fail or not executed (reset value)
	1	VAUX ABIST pass
	Reset condition	Fail-safe power on reset
ABIST1_OK	Description	Diagnostic of analog BIST1 (automatically executed)
	0	ABIST1 fail
	1	ABIST1 pass (reset value)
	Reset condition	Fail-safe power on reset

Table 78. BIST description and configuration of the bits

13.4.3 INIT_SUPERVISOR

Table 79.	INIT	SUPERVISOR	register	description
-----------	------	------------	----------	-------------

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	0	1	1	Р	VCORE_ 5D	VCCA_5D	VAUX_5D	FS1B_ TIME_ RANGE	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	VCORE_ 5D	VCCA_5D	VAUX_5D	FS1B_ TIME_ RANGE

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	VCORE_ 5D	VCCA_5D	VAUX_5D	FS1B_ TIME_ RANGE

Table 80. INIT_SUPERVISOR description and configuration of the bits

Description	Configure the V_{CORE} undervoltage in degraded mode. Only valid for 5.0 V
0	Normal 5.0 V undervoltage detection threshold (V _{CORE_FB_UV}) (reset value)
1	Degraded mode, lower undervoltage detection threshold applied (V_{CORE_FB_ $_{UV_D})$
Reset condition	Power on reset
Description	Configure the V_{CCA} undervoltage in degraded mode. Only valid for 5.0 V
0	Normal 5.0 V undervoltage detection threshold (V _{CCA_UV_5}) (reset value)
1	Degraded mode, lower undervoltage detection threshold applied (V _{CCA_UV_D})
Reset condition	Power on reset
Description	Configure the V_{AUX} undervoltage in degraded mode. Only valid for 5.0 V
0	Normal 5.0 V undervoltage detection threshold (V _{AUX_UV_5}) (reset value)
1	Degraded mode; lower undervoltage detection threshold applied (V _{AUX_UV_5D})
Reset condition	Power on reset
Description	Configure the FS1B timing range factor x1 or x8
0	x1 timing range factor (reset value)
1	x8 timing range factor
Reset condition	Power on reset
Description	Secured bits based on write bits
	Secured_3 = NOT(bit5) Secured_2= NOT(bit4) Secured_1=bit7 Secured_0=bit6
	0 1 Reset condition Description 0 1 Reset condition 0 1 Reset condition

13.4.4 INIT_FAULT

Table 81. INIT_FAULT register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	0	0	P	FLT_ ERR_FS	FS1B_ CAN_ IMPACT	FLT_ ERR_ IMP_1	FLT_ ERR_ IMP_0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_C	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	FLT_ ERR_FS	FS1B_ CAN_ IMPACT	FLT_ ERR_ IMP_1	FLT_ ERR_ IMP_0

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	FLT_ ERR_FS	FS1B_ CAN_ IMPACT	FLT_ ERR_ IMP_1	FLT_ ERR_ IMP_0

Table 82. INIT_FAULT description and configuration of the bits

FLT_ERR_FS	Description	Configure the values of the fault error counter
	0	intermediate = 3; final = 6 (reset value)
	1	intermediate = 1; final = 2
	Reset condition	Power on reset
FS1B_CAN_	Description	Configure CAN behavior when FS1B is asserted low
IMPACT	0	No effect
	1	CAN in Rx only or sleep mode when FS1B is asserted (depends on CAN_ DIS_CFG bit in INIT_WU2 register) (reset value)
	Reset condition	Power on reset
FLT_ERR_IMP_	Description	Configure RSTB and FS0B behavior when fault error counter ≥ intermediate value
1:0	00	No effect on RSTB and FS0B
	01	FS0B is asserted low if FLT_ERR_CNT ≥ intermediate value (reset value)
	10	RSTB is asserted low if FLT_ERR_CNT ≥ intermediate value & WD error counter = WD_CNT_ERR[1:0]
	11	FS0B is asserted low if FLT_ERR_CNT ≥ intermediate value RSTB is asserted low if FLT_ERR_CNT ≥ intermediate value & WD error counter = WD_CNT_ERR[1:0]
	Reset condition	Power on reset
Secure3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6

13.4.5 INIT_FSSM

Table 83. INIT_FSSM register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	0	1	Р	IO_ 45_FS	IO_ 23_FS	PS	RSTB_ DURATION	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	IO_ 45_FS	IO_ 23_FS	PS	RSTB_ DURATION

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	IO_ 45_FS	IO_ 23_FS	PS	RSTB_ DURATION

Table 84. INIT_FSSM description and configuration of the bits

IO_45_FS	Description	Configure the couple of IO_4:5 as safety inputs for external IC error monitoring
	0	Not safety (reset value)
	1	Safety critical
	Reset condition	Power on reset
IO_23_FS	Description	Configure the couple of IO_3:2 as safety inputs for FCCU monitoring
	0	Not safety
	1	Safety critical (reset value)
	Reset condition	Power on reset
PS	Description	Configure the F _{CCU} polarity
	0	Fccu_eaout_1:0 active high (reset value)
	1	Fccu_eaout_1:0 active low
	Reset condition	Power on reset
RSTB_	Description	Configure the RSTB low duration time
DURATION	0	10 ms (reset value)
	1	1.0 ms
	Reset condition	Power on reset
Secure3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5)
		Secured_2 = NOT(bit4)
		Secured_1 = bit7
		Secured_0 = bit6

13.4.6 INIT_SF_IMPACT

Table 85. INIT_SF_IMPACT register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	1	0	Р	TDLY_ TDUR	DIS_8S	WD_ IMPACT_ 1	WD_ IMPACT_ 0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	TDLY_ TDUR	DIS_8S	WD_ IMPACT_ 1	WD_ IMPACT_ 0

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	TDLY_ TDUR	DIS_8S	WD_ IMPACT_ 1	WD_ IMPACT_ 0

Table 86. INIT_SF_IMPACT description and configuration of the bits

	Description	EQ4D delayer EQ4D demotion models and a set of an
TDLY_TDUR	Description	FS1B delay or FS1B duration mode selection
	0	FS1B t _{DELAY} mode (reset value)
	1	FS1B t _{DURATION} mode
	Reset condition	Power on reset
DIS_8S	Description	Disable the 8.0 s timer used to enter deep fail-safe mode
	0	Enabled (reset value)
	1	Disabled
	Reset condition	Power on reset
WD_IMPACT_1:0	Description	Watchdog impact on RSTB and/or FS0B assertion
	00	No effect on RSTB and FS0B if WD error counter = WD_CNT_ERR[1:0]
	01	RSTB only is asserted low if WD error counter = WD_CNT_ERR[1:0] (reset value)
	10	FS0B only is asserted low if WD error counter = WD_CNT_ERR[1:0]
	11	RSTB and FS0B are asserted low if WD error counter = WD_CNT_ERR[1:0]
	Reset condition	Power on reset
Secure3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5)
		Secured_2 = NOT(bit4)
		Secured_1 = bit7
		Secured_0 = bit6

13.4.7 WD_WINDOW

Table 87. WD_WINDOW register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	1	1	Р	WD_ WINDOW_ 3	WD_ WINDOW_ 2	WD_ WINDOW_ 1	WD_ WINDOW_ 0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	WD_ WINDOW_ 3	WD_ WINDOW_ 2	WD_ WINDOW_ 1	WD_ WINDOW_ 0

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES	IO_G	VPRE_G	VCORE_G	OTHERS_		SPI_	SPI_	SPI_	WD_	WD_	WD_	WD_
				ERVED				G	FS_ERR	FS_CLK	FS_ REQ	FS_ PARITY	WINDOW_ 3	WINDOW_ 2	WINDOW_ 1	
Any write	command t	o the WD_	WINDOW r	egister in th	ne normal r	node shoul	d be follow	ed by a rea	d comman	d to verify th	ne correct o	change of t	he WD wind	dow duratio	n	,

Table 88. WD_WINDOW description and configuration of the bits

WD_WINDOW_3:0	Description	Configure the watchdog window duration. Duty cycle if set to 50 %
	0000	Disable (in INIT phase only)
	0001	1.0 ms
	0010	2.0 ms
	0011	3.0 ms (reset value)
	0100	4.0 ms
	0101	6.0 ms
	0110	8.0 ms
	0111	12 ms
	1000	16 ms
	1001	24 ms
	1010	32 ms
	1011	64 ms
	1100	128 ms
	1101	256 ms
	1110	512 ms
	1111	1024 ms
	Reset condition	Power on reset
Secure3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5)
		Secured_2 = NOT(bit4)
		Secured_1 = bit7
		Secured_0 = bit6

13.4.8 WD_LFSR

Table 89. WD_LFSR register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	0	0	0	P	WD_ LFSR_7	WD_ LFSR_6	WD_ LFSR_5	WD_ LFSR_4	WD_ LFSR_3	WD_ LFSR_2	WD_ LFSR_1	WD_ LFSR_0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_0	OTHERS_ G	WD_ LFSR_7	WD_ LFSR_6	WD_ LFSR_5	WD_ LFSR_4	WD_ LFSR_3	WD_ LFSR_2	WD_ LFSR_1	WD_ LFSR_0

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	•							•								
MISO	SPI_G	WU_G	CAN_G	RES	IO_G	VPRE_G	VCORE_C	OTHERS_		WD_						
				ERVED				G	LFSR_7	LFSR_6	LFSR_5	LFSR_4	LFSR_3	LFSR_2	LFSR_1	LFSR_0

Table 90. WD LFSR description and configuration of the bits

WD_LFSR_7:0	Description	WD 8 bits LFSR value. Used to write the seed at any time
	0	bit7:bit0: 10110010 default value at start-up or after a power on reset: B2h ^{[1][2]}
	1	
	Reset condition	Power on reset

[1] [2]

Value Bit7:Bit0: 1111 1111 is prohibited. During a write command, MISO reports the previous register content.

13.4.9 WD_ANSWER

Table 91. WD_ANSWER register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	0	0	1	Р	WD_ ANSWER_ 7	WD_ ANSWER_ 6	WD_ ANSWER_ 5	WD_ ANSWER_ 4	WD_ ANSWER_ 3	WD_ ANSWER_ 2	WD_ ANSWER_ 1	WD_ ANSWER_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS <u></u> G	RSTB	FSxB	WD_ BAD_ DATA	FSO_G	IO_FS_G	WD_ BAD_ TIMING	ERR_ INT_HW	ERR_ INT_SW
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	RSTB	FSxB	WD_ BAD_ DATA	FSO_G	IO_FS_G	WD_ BAD_ TIMING	ER_ INT_HW	ER_ INT_SW

Table 92. WD_ANSWER description and configuration of the bits

WD_ANSWER_7:0	Description	WD answer from the MCU
	0	Answer = $(NOT(((LFSR \times 4)+6)-4))/4$
	1	
	Reset condition	Power on reset/RSTB low
RSTB	Description	Report a reset event
	0	No reset (reset value)
	1	Reset occurred
	Reset condition	Power on reset/read

Grade 0 safety power system basis chip with CAN flexible data transceiver

FSxB	Description	Report a fail-safe event
	0	No fail-safe
	1	Fail-safe event occurred (default state at power-up and after LPOFF as FS0B/FS1B are asserted low) (reset value)
	Reset condition	Power on reset/read
WD_BAD_DATA	Description	Report a watchdog data refresh error
	0	WD data refresh ok (reset value)
	1	Wrong WD data refresh
	Reset condition	Power on reset/read
FSO_G	Description	Report a fail-safe output failure
	0	No failure (reset value)
	1	Failure
	Reset condition	Power on reset/read
IO_FS_G	Description	Report an IO monitoring error
	0	No error (reset value)
	1	Error detected
	Reset condition	Power on reset/read
WD_BAD_TIMING	Description	Report a watchdog timing refresh error
	0	WD timing refresh OK (reset value)
	1	Wrong WD timing refresh
	Reset condition	Power on reset/read
ERR_INT_HW	Description	Report an error from an internal redundant structure of the fail-safe state machine
	0	No error (reset value)
	1	Error detected
	Reset condition	Power on reset/read
ERR_INT_SW	Description	Report an error from the EDC of the fail-safe state machine (error detection correction)
	0	No error (reset value)
	1	Error detected
	Reset condition	Power on reset/read

Table 92. WD_ANSWER description and configuration of the bits...continued

• **FSO_G** = RSTB_short_high or FS0B_short_high or FS0B_short_low or FS1B_short_high or FS1B_short_low

• IO_FS_G = IO_23_fail or IO_45_fail

Values of the two registers WD_COUNTER and DIAG_SF_ERR are updated at the end of any SPI access to one of the three registers WD_ANSWER, WD_COUNTER, and DIAG_SF_ERR. To always get up to date values, it is recommended to make two consecutive SPI accesses to WD_COUNTER and DIAG_SF_ERR registers or access (read or write) WD_ANSWER register first.

Example1: read or write WD_ANSWER to update the registers, read WD_COUNTER and DIAG_SF_ERR to report the latest information

35FS4500-35FS6500 Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver

Example2: read WD_COUNTER to update the register, read again WD_COUNTER to report the latest information

13.4.10 RELEASE_FSxB

Table 93. RELEASE_FSxB register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	0	1	0	Р	RELEASE_ FSxB_7	RELEASE_ FSxB_6		RELEASE_ FSxB_4	RELEASE_ FSxB_3	RELEASE_ FSxB_2	RELEASE_ FSxB_1	RELEASE_ FSxB_0
							1									
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	RES ERVED	FS1B_ SNS	FS0B_ SNS	RSTB_ SNS

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_C	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	RES ERVED	FS1B_ SNS	FS0B_ SNS	RSTB_ SNS

Table 94. RELEASE_FSxB description and configuration of the bits

RELEASE_FSxB_7:0	Description	Secured 8 bits word to release the FS0B and FS1B pins
	0	Depend on LFSR_out value and calculation
	1	
	Reset condition	Power on reset -> default = 00h
FS1B_SNS	Description	Sense of FS1B pad
	0	FS1B pad sense low (reset value)
	1	FS1B pad sense high
	Reset condition	Power on reset
FS0B_SNS	Description	Sense of FS0B pad
	0	FS0B pad sense low (reset value)
	1	FS0B pad sense high
	Reset condition	Power on reset
RSTB_SNS	Description	Sense of RSTB pad
	0	RSTB pad sense low
	1	RSTB pad sense high (reset value)
	Reset condition	Power on reset

Grade 0 safety power system basis chip with CAN flexible data transceiver

13.4.11 SF_OUTPUT_REQUEST

Table 95. SF_OUTPUT_REQUEST register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	0	1	1	Р	FS1B_ REQ	FS1B_ DLY_ REQ	FS0B_ REQ	RSTB_ REQ	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
													-			
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	FS1B_ DRV	FS1B_ DLY_ DRV	FS0B_ DRV	RSTB_ DRV

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	FS1B_ DRV	FS1B_ DLY_ DRV	FS0B_ DRV	RSTB_ DRV

Table 96. SF_OUTPUT_REQUEST description and configuration of the bits

Description	Request FS1B to be asserted low
0	No request (reset value)
1	Request FS1B assertion with immediate assertion, no delay
Reset condition	Power on reset
Description	Request activation of FS1B backup delay (open/close switch S1)
0	No request (close S1)
1	Request FS1B assertion with $t_{\mbox{\scriptsize DELAY}}$ controlled by the backup delay (open S1) (reset value)
Reset condition	Power on reset
Description	Request FS0B to be asserted low
0	No request (reset value)
1	Request FS0B assertion
Reset condition	Power On reset
Description	Request a RSTB low pulse
0	No request (reset value)
1	Request a RSTB low pulse
Reset condition	Power on reset
Description	Secured bits based on write bits
	Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6
	0 1 Reset condition Description 0 1 Reset condition Description 0 1 Reset condition Description 0 1 Reset condition Description 0 1 Reset condition

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 96. SI	F_OUTPUT	_REQUEST	description and	configuration	of the bitscontinued
--------------	----------	----------	-----------------	---------------	----------------------

FS1B_DRV	Description	Sense of FS1B driver command from fail-safe logic (digital)
	0	FS1B digital driver sense low (reset value)
	1	FS1B digital driver sense high
	Reset condition	Power on reset
FS1B_DLY_DRV	Description	Sense of FS1B driver command from backup delay (analog)
	0	FS1B analog driver sense low
	1	FS1B analog driver sense high
	Reset condition	Power on reset
FS0B_DRV	Description	Sense of FS0B driver command from fail-safe logic
	0	FS0B driver sense low (reset value)
	1	FS0B driver sense high
	Reset condition	Power on reset
RSTB_DRV	Description	Sense of RSTB driver command from fail-safe logic
	0	RSTB driver sense low
	1	RSTB driver sense high (reset value)
	Reset condition	Power on reset

13.4.12 INIT_WD_CNT

Table 97. INIT_WD_CNT register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	1	0	0	Р	WD_ CNT_ ERR_1	WD_ CNT_ ERR_0	WD_ CNT_ RFR_1	WD_ CNT_ RFR_0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	WD_ CNT_ ERR_1	WD_ CNT_ ERR_0	WD_ CNT_ RFR_1	WD_ CNT_ RFR_0

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	WD_ CNT_ ERR_1	WD_ CNT_ ERR_0	WD_ CNT_ RFR_1	WD_ CNT_ RFR_0

Table 98. INIT_WD_CNT description and configuration of the bits

WD_CNT_ERR_1:0	Description	Configure the maximum value of the WD error counter
	00	6 (reset value)
	01	6
	10	4
	11	2
	Reset condition	Power on reset

35FS4500-35FS6500 Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 98. INIT_WD_CNT description and configuration of the bits...continued

WD_CNT_RFR_1:0	Description	Configure the maximum value of the WD refresh counter
	00	6 (reset value)
	01	4
	10	2
	11	1
	Reset condition	Power on reset
Secure3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5)
		Secured_2 = NOT(bit4)
		Secured_1 = bit7
		Secured_0 = bit6

13.4.13 DIAG_SF_IOs

Table 99. DIAG_SF_IOs register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_C	OTHERS_ G	RSTB_ EXT	RSTB_ DIAG	FS0B_ DIAG_1	FS0B_ DIAG_0	FS1B_ DIAG_1	FS1B_ DIAG_0	IO_23_ FAIL	lo_45_ FAIL

Table 100. DIAG_SF_IOs description and configuration of the bits

RSTB_EXT	Description	Report an external RSTB
	0	No external RSTB (reset value)
	1	External RSTB
	Reset condition	Power on reset/read
RSTB_DIAG	Description	Report a RSTB short-circuit to high
	0	No Failure (reset value)
	1	Short-circuit high
	Reset condition	Power on reset/read
FS0B_DIAG_1:0	Description	Report a failure on FS0B
	00	No Failure (reset value)
	01	Short-circuit low/open load
	1X	Short-circuit high
	Reset condition	Power on reset/read
FS1B_DIAG_1:0	Description	Report a failure on FS1B
	00	No Failure (reset value)
	01	Short-circuit low/open load
	1X	Short-circuit high
	Reset condition	Power on reset/read

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

 Table 100. DIAG_SF_IOs description and configuration of the bits...continued

IO_23_FAIL	Description	Report an error in the FCCU protocol
	0	No error (reset value)
	1	Error detected
	Reset condition	Power on reset/read
IO_45_FAIL	Description	Report an error in the IO_45 protocol
	0	No error (reset value)
	1	Error detected
	Reset condition	Power on reset/read

13.4.14 WD_COUNTER

Table 101. WD_COUNTER register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	WD_ ERR_2	WD_ ERR_1	WD_ ERR_0	RES ERVED	WD_ RFR_2	WD_ RFR_1	WD_ RFR_0	RES ERVED

Table 102. WD_COUNTER description and configuration of the bits

WD_ERR_2:0	Description	Report the value of the watchdog error counter
	000	From 0 to 5 (6 generate an increase of the FLT_ERR_CNT and this counter is
		reset to 0) (000 = reset value)
	110	
	Reset condition	Power on reset
WD_RFR_2:0	Description	Report the value of the watchdog refresh counter
	000	From 0 to 6 (7 generate a decrease of the FLT_ERR_CNT and this counter is reset
		to 0) (000 = reset value)
	111	
	Reset condition	Power on reset

13.4.15 DIAG_SF_ERR

Table 103. DIAG_SF_ERR register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	FLT_ ERR_2	FLT_ ERR_1	FLT_ ERR_0	RES ERVED	V2P5_ M_A_ OV	V2P5_ M_D_ OV	FCRBM_ OV	FCRBM_ UV

Grade 0 safety power system basis chip with CAN flexible data transceiver

FLT_ERR_2:0	Description	Report the value of the fault error counter
	000	Error counter is set to 1 by default
	001	
	110	
	Reset condition	Power on reset
V2P5_M_A_OV	Description	Report an overvoltage on V2P5 main analog regulator
	0	No overvoltage (V _{2P5_M_A} < V _{2P5_M_A_OV}) (reset value)
	1	Overvoltage detected ($V_{2P5}_{M,A} > V_{2P5}_{M,A}_{OV}$)
	Reset condition	Power on reset/read
V2P5_M_D_OV	Description	Report an overvoltage on V2P5 main digital regulator
	0	No overvoltage (V _{2P5_M_D} < V _{2P5_M_D_OV}) (reset value)
	1	Overvoltage detected ($V_{2P5_M_D} > V_{2P5_M_D_OV}$)
	Reset condition	Power on reset/read
FCRBM_OV	Description	Report an overvoltage on FCRBM
	0	No overvoltage (FB_Core – FCRBM < 150 mV) (reset value)
	1	Overvoltage detected (FB_Core – FCRBM > 150 mV)
	Reset condition	Power on reset/read
FCRBM_UV	Description	Report an undervoltage on FCRBM
	0	No undervoltage (FB_Core – FCRBM > –150 mV) (reset value)
	1	Undervoltage detected (FB_Core – FCRBM < –150 mV)
	Reset condition	Power on reset/read

Table 104. DIAG_SF_ERR description and configuration of the bits

13.4.16 INIT_VCORE_OVUV_IMPACT

Table 105. INIT_VCORE_OVUV_IMPACT register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	1	0	0	0	1	Р	VCORE_ FS_ OV_1	VCORE_ FS_ OV_0	VCORE_ FS_ UV_1	VCORE_ FS_ UV_0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	/OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	VCORE_ FS_ OV_1	VCORE_ FS_ OV_0	VCORE_ FS_ UV_1	VCORE_ FS_ UV_0
Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	VCORE_ FS_ OV_1	VCORE_ FS_ OV_0	VCORE_ FS_ UV_1	VCORE_ FS_ UV_0

Grade 0 safety power system basis chip with CAN flexible data transceiver

VCORE_FS_OV_1:0	Description	V _{CORE_FB} overvoltage safety impact
	00	No effect of V _{CORE_FB_OV} on RSTB and FS0B
	01	V _{CORE_FB_OV} does have an impact on RSTB only
	10	V _{CORE_FB_OV} does have an impact on FS0B only
	11	V _{CORE_FB_OV} does have an impact on RSTB and FS0B (reset value)
	Reset condition	Power on reset
VCORE_FS_UV_1:0	Description	V _{CORE_FB} undervoltage safety impact
	00	No effect of V _{CORE_FB_UV} on RSTB and FS0B
	01	V _{CORE_FB_UV} does have an impact on RSTB only
	10	V _{CORE_FB_UV} does have an impact on FS0B only (reset value)
	11	V _{CORE_FB_UV} does have an impact on RSTB and FS0B
	Reset condition	Power on reset
Secure3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5)
		Secured_2 = NOT(bit4)
		Secured_1 = bit7
		Secured_0 = bit6

Table 106. INIT_VCORE_OVUV_IMPACT description and configuration of the bits

13.4.17 INIT_VCCA_OVUV_IMPACT

Table 107. INIT_VCCA_OVUV_IMPACT register description

		_	_	_		5										
Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	1	0	0	1	0	Р	VCCA_ FS_ OV_1	VCCA_ FS_ OV_0	VCCA_ FS_ UV_1	VCCA_ FS_ UV_0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	VCCA_ FS_ OV_1	VCCA_ FS_ OV_0	VCCA_ FS_ UV_1	VCCA_ FS_ UV_0
Deed																

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	VCCA_ FS_ OV_1	VCCA_ FS_ OV_0	VCCA_ FS_ UV_1	VCCA_ FS_ UV_0

Grade 0 safety power system basis chip with CAN flexible data transceiver

VCCA_FS_OV_1:0	Description	V _{CCA} overvoltage safety impact
	00	No effect of V _{CCA_OV} on RSTB and FS0B
	01	V _{CCA_OV} does have an impact on RSTB only
	10	V _{CCA_OV} does have an impact on FS0B only
	11	V _{CCA_OV} does have an impact on RSTB and FS0B (reset value)
	Reset Condition	Power on reset
VCCA_FS_UV_1:0	Description	V _{CCA} undervoltage safety impact
	00	No effect of V _{CCA_UV} on RSTB and FS0B
	01	V _{CCA_UV} does have an impact on RSTB only
	10	V _{CCA_UV} does have an impact on FS0B only (reset value)
	11	V _{CCA_UV} does have an impact on RSTB and FS0B
	Reset Condition	Power on reset
Secure3:0	Description	Secured bits based on write bits
		Secured_3 = NOT(bit5)
		Secured_2 = NOT(bit4)
		Secured_1 = bit7
		Secured_0 = bit6

Table 108. INIT_VCCA_OVUV_IMPACT description and configuration of the bits

13.4.18 INIT_VAUX_OVUV_IMPACT

Table 109. INIT_VAUX_OVUV_IMPACT register description

Write																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	1	0	0	1	1	Р	VAUX_ FS_ OV_1	VAUX_ FS_ OV_0	VAUX_ FS_ UV_1	VAUX_ FS_ UV_0	Secure_ 3	Secure_ 2	Secure_ 1	Secure_ 0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	VAUX_ FS_ OV_1	VAUX_ FS_ OV_0	VAUX_ FS_ UV_1	VAUX_ FS_ UV_0

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE _G	VCORE	/OTHERS_ G	SPI_ FS_ERR	SPI_ FS_CLK	SPI_ FS_ REQ	SPI_ FS_ PARITY	VAUX_ FS_ OV_1	VAUX_ FS_ OV_0	VAUX_ FS_ UV_1	VAUX_ FS_ UV_0

Grade 0 safety power system basis chip with CAN flexible data transceiver

VAUX_FS_OV_1:0	Description	V _{AUX} overvoltage safety impact					
	00	No effect of V _{AUX_OV} on RSTB and FS0B					
	01	V _{AUX_OV} does have an impact on RSTB only					
	10	V _{AUX_OV} does have an impact on FS0B only					
	11	V _{AUX_OV} does have an impact on RSTB and FS0B (reset value)					
	Reset condition	Power on reset					
VAUX_FS_UV_1:0	Description	V _{AUX} undervoltage safety impact					
	00	No effect of V _{AUX_UV} on RSTB and FS0B					
	01	V _{AUX_UV} does have an impact on RSTB only					
	10	V _{AUX_UV} does have an impact on FS0B only (reset value)					
	11	V _{AUX_UV} does have an impact on RSTB and FS0B					
	Reset condition	Power on reset					
Secure3:0	Description	Secured bits based on write bits					
		Secured_3 = NOT(bit5)					
		Secured_2 = NOT(bit4)					
		Secured_1 = bit7					
		Secured_0 = bit6					

Table 110. INIT_VAUX_OVUV_IMPACT description and configuration of the bits

13.4.19 DEVICE_ID_FS

Table 111. DEVICE_ID_FS register description

Read																
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU_G	CAN_G	RES ERVED	IO_G	VPRE_G	VCORE_G	OTHERS_ G	RES ERVED	RES ERVED	RES ERVED	RES ERVED	RES ERVED	RES ERVED	DFS_HW2	FS1

Table 112. DEVICE_ID_FS description and configuration of the bits

Description	Report the deep fail-safe hardware configuration (fail-safe logic)			
0	Deep fail-safe disable			
1	Deep fail-safe enable			
Reset condition	Power on reset			
Description	Report the FS1B function availability (depends on part number)			
0	Disabled			
1	Enabled			
Reset condition	Power on reset			
	0 1 Reset condition Description 0 1			

Grade 0 safety power system basis chip with CAN flexible data transceiver

14 List of interruptions and description

The INTB output pin generates a low pulse when an Interrupt condition occurs. The INTB behavior as well as the pulse duration are set through the SPI during INIT phase. It is possible to mask some Interruption source (see <u>Section 13.3 "Detail of main logic register mapping"</u>).

Event	Description
V _{SNS_UV}	Detection of V _{BATTERY} below 8.5 V
V _{SUP_UV_7}	Detection of V _{SUP} below 7.0 V (after reverse current protection diode)
I _{PFF}	Input power feed forward. Based on V _{SUP} and I _{PRE_PEAK}
I _{LIM_PRE}	Pre-regulator current limitation
T _{WARN_PRE}	Temperature warning on the pass transistor
ВоВ	Return the running state of V _{PRE} converter (buck or boost mode)
V _{PRE_STATE} (V _{PRE_SMPS_EN})	Return the activation state of V _{PRE} DC/DC converter
V _{PRE} OV	Report a V _{PRE} overvoltage detection
V _{PRE} UV	Report a V _{PRE} undervoltage detection
T _{WARN_CORE}	Temperature warning on the pass transistor
V _{CORE_STATE} (V _{CORE_SMPS_EN})	Return the activation state of V _{CORE} DC/DC converter
V _{CORE} OV	Report a V _{CORE} overvoltage detection
V _{CORE} UV	Report a V _{CORE} undervoltage detection
I _{LIM_CCA}	V _{CCA} current limitation
ILIM_CCA_OFF	Current limitation maximum duration expiration. Only used when external PNP connected.
T _{WARN_CCA}	Temperature warning on the pass transistor (internal pass transistor only)
TSD _{VCCA}	Temperature shutdown of the VCCA
V _{CCA} OV	Report a V _{CCA} overvoltage detection
V _{CCA} UV	Report a V _{CCA} undervoltage detection
I _{LIM_AUX}	V _{AUX} current limitation
ILIM_AUX_OFF	Current limitation maximum duration expiration. Only used when external PNP connected.
TSD _{VAUX}	Temperature shutdown of the VAUX
V _{AUX} OV	Report a V _{AUX} overvoltage detection
V _{AUX} UV	Report a V _{AUX} undervoltage detection
I _{LIM_CAN}	V _{CAN} current limitation
V _{CAN} OV	Report a V _{CAN} overvoltage detection
TSD _{CAN}	Temperature shutdown on the pass transistor. Auto restart when $T_J < (TSD_{CAN} - TSD_{CAN} - HYST)$.
V _{CAN} UV	Report a V _{CAN} undervoltage detection
IO_0	Report IO_0 digital state change
IO_2	Report IO_2 digital state change
IO_3	Report IO_3 digital state change

Table 113. Interruptions list

35FS4500-35FS6500 Product data sheet

Grade 0 safety power system basis chip with CAN flexible data transceiver


Event	Description			
IO_4	Report IO_4 digital state change			
IO_5	Report IO_5 digital state change			
IO_0_WU	Report IO_0 wake-up event			
IO_2_WU	Report IO_2 wake-up event			
IO_3_WU	Report IO_3 wake-up event			
IO_4_WU	Report IO_4 wake-up event			
IO_5_WU	Report IO_5 wake-up event			
CAN_WU	Report a CAN wake-up event			
CAN_OT	CAN overtemperature detection			
RXD_REC	CAN RXD recessive clamping detection (short-circuit to 5.0 V)			
TXD_DOM	CAN TXD dominant clamping detection (short-circuit to GND)			
CAN_DOM	CAN bus dominant clamping detection			
INT_REQ	MCU request for an interrupt pulse			
LDT_F1	Long duration timer configured in function 1 and after run value is reach			
SPI_ERR	Secured SPI communication check			
SPI_CLK Report a wrong number of CLK pulse different than 16 during the NCS low pu state machine				
SPI_REQ Invalid SPI access (wrong write or read, write to INIT registers in normal mode, w address)				
SPI_PARITY	Report a parity error in main state machine			

Table 113. Interruptions list...continued

15 Typical applications




Grade 0 safety power system basis chip with CAN flexible data transceiver




35FS4500-35FS6500

Grade 0 safety power system basis chip with CAN flexible data transceiver



35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver







Figure 68. V_{CCA} connection, V_{AUX} not used, deep fail-safe disabled



16 Packaging

16.1 Package mechanical dimensions


Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.nxp.com and perform a keyword search for the drawing's document number.

Grade 0 safety power system basis chip with CAN flexible data transceiver


 Table 114. Package mechanical dimensions

Package	Suffix	Package outline drawing number
7.0 × 7.0, 48–Pin LQFP exposed pad, with 0.5 mm pitch, and a 4.5 × 4.5 exposed pad	AE	98ASA00173D

Grade 0 safety power system basis chip with CAN flexible data transceiver



Grade 0 safety power system basis chip with CAN flexible data transceiver



Grade 0 safety power system basis chip with CAN flexible data transceiver

NP	• NAP SEMICONDUCTORS N. V. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WEN PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WEN STAMPED "CONTROLLED COPY" IN RED.	MECHANICAL DO NOT SCALE					
NOTES:							
1. DIMENSIONS AF	RE IN MILLIMETERS.						
2. DIMENSIONING	AND TOLERANCING PER ASME	Y14.5M-1994.					
3. DATUMS A, B	AND D TO BE DETERMINED A	F DATUM PLANE H.					
\triangle dimension to	BE DETERMINED AT SEATING	PLANE C.					
PROTRUSION S BY MORE THA LOCATED ON	N DOES NOT INCLUDE DAMBAI SHALL NOT CAUSE THE LEAD N 0.08MM AT MAXIMUM MATE THE LOWER RADIUS OR THE F AND ADJACENT LEAD SHALL N	WIDTH TO EXCEED THE UP RIAL CONDITION. DAMBAR (OOT. MINIMUM SPACE BET)	PER LIMIT CANNOT BE WEEN				
IS 0.25MM PE	THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.						
\land exact shape	\triangle exact shape of each corner is optional.						
	IONS APPLY TO THE FLAT SEC FROM THE LEAD TIP.	CTION OF THE LEAD BETWE	EN 0.1MM				
A HATCHED ARE	EA TO BE KEEP OUT ZONE FO	R PCB ROUTING.					
TITLE:		DOCUMENT NO: 98AS	A00173D REV:				
	QFP, 7X7X1.4 PKG,	STANDARD: JEDEC M					
0.5 PITCH, 4.	5X4.5 EXPOSED PAD	S0T1571-1	SHEET:	3			

35FS4500-35FS6500 Product data sheet Grade 0 safety power system basis chip with CAN flexible data transceiver

17 References

The following are URLs where you can obtain information on related NXP products and application solutions.

NXP.com support pages	Description	URL			
AN5238	Hardware design and product guidelines	http://www.nxp.com/AN5238-DOWNLOAD			
AN4388	Quad flat package (QFP)	http://www.nxp.com/files/analog/doc/app_note/AN4388.pdf			
Power dissipation tool (Excel	file)	http://www.nxp.com/files/analog/software_tools/FS6500-FS4500-power- dissipation-calculator.xlsx			
V _{CORE} compensation network	simulation tool (CNC)	Upon demand			
FMEDA	35FS6500/35FS4500 FMEDA	Upon demand			
35FS4500-35FS6500SMUG	35FS4500/35FS6500 Safety Manual – user guide	https://www.nxp.com/webapp/Download?colCode=35FS4500-35FS6500 SMUG			
FS6500-FS4500 Power System Basis Chip with CAN Flexible Data and LIN Transceivers data sheet		https://www.nxp.com/webapp/Download?colCode=FS6500-FS4500			
KITFS4503CAEEVM	FS4500 evaluation board with FS1B	http://www.nxp.com/KITFS4503CAEEVM			
KITFS6523CAEEVM FS6500 evaluation board with FS1B		http://www.nxp.com/KITFS6523CAEEVM			
35FS4500 product summary	page	http://www.nxp.com/FS4500			
35FS6500 product summary	page	http://www.nxp.com/FS6500			
Analog power management h	ome page	http://www.nxp.com/products/power-management			

18 Revision history

Document ID	Release date	Description
35FS4500-35FS6500 v.4.0	05 August 2024	Product data sheet
		• CIN 2024070251
		 Supersedes 35FS4500-35FS6500 v.3.0
		 Updated status from confidential to public
		 Updated document title from "35FS4500-35FS6500" to "35 FS4500-35FS6500-ASILD"
		 Updated Revision history to reflect new NXP standard
		 Removed "master" and "slave" terminology by replacing applicable instances of "master" with "primary", and "slave" with "secondary"
		Revised <u>Figure 1</u>
		Revised <u>Figure 2</u>
		Revised <u>Figure 3</u>
		 Revised <u>Table 4</u> by removing LIN from the V_{ESD-GUN2} description
		Revised <u>Figure 14</u>
		Revised <u>Figure 15</u>
		 In <u>Section 12.5.2.5</u>, revised topic, including changing <i>INIT_WD</i> register to <i>INIT_WD_CNT</i> register
		 Revised <u>Figure 18</u> and its title
		 In <u>Section 12.5.2.6</u>, changed <i>INIT_WD</i> register to <i>INIT_WD_</i> CNT register
		 In Figure 19, revised title to change INIT_WD register to INIT_ WD_CNT register
		Revised <u>Figure 54</u>
		Revised Figure 62
		Revised Figure 63

Grade 0 safety power system basis chip with CAN flexible data transceiver

Table 115. Revision history...continued

"number of 1" to "number of ones"In Section 12.1.7.2, replaced VPRE_UV_L_4P3 with VPRE_UV_4P3Revised legal information to add t001dis130: Suitability for use in automotive applications (functional safety)Replaced Freescale style data sheet status with NXP standard terminology35FS4500-35FS6500 v.3.020 December 2017Corrected the max. value for V _{CCA} (3.3 V config with Internal ballast at 100 mA) in Table 5 (changed 3.366 to 3.333)Corrected the max. value for V _{CCA} (3.3 V config with external ballast at 200 mA) in Table 5 (changed 3.366)Updated the max. value for V _{CCA_OV_5} in Table 5 (changed 3.7 to 3.6)Updated the max. value for V _{AUX_OV_5} in Table 5 (changed 5.6 to 5.5)Updated the max. value for V _{AUX_OV_5} in Table 5 (changed 5.6 to 5.6)Updated the max. value for V _{AUX_OV_5} in Table 5 (changed 5.6 to 5.6)Updated the max. value for V _{AUX_OV_5} in Table 5 (changed 5.6 to 5.6)Updated the max. value for V _{AUX_OV_5} in Table 5 (changed 5.6 to 5.6)Updated the max. value for V _{AUX_OV_5} in Table 5 (changed 5.6 to 5.6)Updated the max. value for V _{AUX_OV_3} in Table 5 (changed 5.6 to 5.6)Updated the max. value for V _{AUX_OV_3} in Table 5 (changed 5.6 to 5.6)Updated the max. value for V _{AUX_OV_3} in Table 5 (changed 5.6 to 5.6)Updated the max. value for V _{AUX_OV_3} in Table 5 (changed 3.7 to 3.6)Updated the max. value for V _{AUX_OV_3} in Table 5 (changed 3.7 to 3.6)Updated the max. value for V _{AUX_OV_3} in Table 5 (changed 3.7 to 3.6)Updated the max. value for V _{AUX_OV_3} in Table 5 (changed 3.7 to 3.6)	Document ID	Release date	Description
 Supersedes 35FS4500-35FS6500 v.3.0 Corrected the max. value for V_{CCA} (3.3 V config with Internal ballast at 100 mA) in <u>Table 5</u> (changed 3.366 to 3.333) Corrected the max. value for V_{CCA} (3.3 V config with external ballast at 200 mA) in <u>Table 5</u> (changed 3.333 to 3.366) Updated the max. value for V_{CCA_OV_5} in <u>Table 5</u> (changed 5.6 to 5.5) Updated the max. value for V_{CCA_OV_5} in <u>Table 5</u> (changed 3.7 to 3.6) Updated the max. value for V_{AUX_OV_5} in <u>Table 5</u> (changed 5.6 to 5.5) Updated the max. value for V_{AUX_OV_5} in <u>Table 5</u> (changed 5.6 to 5.6) Updated the max. value for V_{AUX_OV_5} in <u>Table 5</u> (changed 5.6 to 5.5) Updated the max. value for V_{AUX_OV_5} in <u>Table 5</u> (changed 5.6 to 5.6) Updated the max. value for V_{AUX_OV_5} in <u>Table 5</u> (changed 5.6 to 5.6) Updated the max. value for V_{AUX_OV_5} in <u>Table 5</u> (changed 5.6 to 5.6) 			 Section 12.7.4: Changed "The voltage accuracy is ±1.0 % for 5.0 V configuration and ±1.5 % for 3.3 V configuration" to "The voltage accuracy is ±1.0 % for 5.0 V and 3.3 V configuration" Revised Section 12.8.1 Revised Section 13.1.1 to remove "master"/"slave" terms as above Revised Figure 62 Revised Figure 65 Revised explanation in Section 13.1.2: Changed "The parity is used for write to register command (bit 15, 14 = 01)" to "The parity bit 8 is used in write mode only (bit 15 = 1)", also changed "number of 1" to "number of ones" In Section 12.1.7.2, replaced V_{PRE_UV_L_4P3} with V_{PRE_UV_4P3} Revised legal information to add t001dis130: Suitability for use <i>in automotive applications (functional safety)</i> Replaced Freescale style data sheet status with NXP standard
	35FS4500-35FS6500 v.3.0	20 December 2017	 Supersedes 35FS4500-35FS6500 v.3.0 Corrected the max. value for V_{CCA} (3.3 V config with Internal ballast at 100 mA) in <u>Table 5</u> (changed 3.366 to 3.333) Corrected the max. value for V_{CCA} (3.3 V config with external ballast at 200 mA) in <u>Table 5</u> (changed 3.333 to 3.366) Updated the max. value for V_{CCA_OV_5} in <u>Table 5</u> (changed 5.6 to 5.5) Updated the max. value for V_{CCA_OV_5} in <u>Table 5</u> (changed 3.7 to 3.6) Updated the max. value for V_{AUX_OV_5} in <u>Table 5</u> (changed 5.6 to 5.5) Updated the max. value for V_{AUX_OV_33} in <u>Table 5</u> (changed 5.7 to 3.6)
 35FS4500-35FS6500 v.2.0 21 September 2017 Data sheet: advance information 35FS4500-35FS6500 v.1.0 Changed part numbers from PC to MC in <u>Table 2</u> Updated Figure 4, Figure 5, Figure 6, and Figure 22 Updated the maximum value for t_{1PWU} (changed 5.0 µs to 3.5 µs) in <u>Table 6</u> Updated package case outline 	35FS4500-35FS6500 v.2.0	21 September 2017	 Changed part numbers from PC to MC in <u>Table 2</u> Updated <u>Figure 4</u>, <u>Figure 5</u>, <u>Figure 6</u>, and <u>Figure 22</u> Updated the maximum value for t_{1PWU} (changed 5.0 µs to 3.5 µs) in <u>Table 6</u>
35FS4500-35FS6500 v.1.0 28 July 2017 Data sheet: product preview	25ES4500 35ES6500 v 1 0	28 July 2017	Data sheet: product preview

35FS4500-35FS6500 Product data sheet Grade 0 safety power system basis chip with CAN flexible data transceiver

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>https://www.nxp.com</u>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Grade 0 safety power system basis chip with CAN flexible data transceiver

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) -This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

 $\ensuremath{\mathsf{NXP}}\xspace \mathsf{B.V.}$ — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. **NXP** — wordmark and logo are trademarks of NXP B.V. **SafeAssure** — is a trademark of NXP B.V.

Grade 0 safety power system basis chip with CAN flexible data transceiver

Tables

Tab. 1. Part number breakdown 3 Tab. 2. Orderable part variations 4 of the Tab. 2. Orderable part variations 4 Tab. 4. of the Tab. 3. 35FS4500/35FS6500 pin definition 8 Tab. 4. DIAG_ Tab. 4. Maximum ratings 11 Tab. 4. DIAG_ Tab. 5. Static electrical characteristics 22 Tab. 4. DIAG_ Tab. 7. VCCA/VAUX voltage selecton 28 Tab. 4. DIAG_ Tab. 8. //So configuration 30 of the DIAG_ of the Tab. 10. Regulators and fail-safe pins checked Tab. 4. DIAG_ of the Tab. 11. Watchdog error table 44 Tab. 50. DIAG_ configuration Tab. 12. RELEASE_FSXB register based on LFSR value Tab. 51. DIAG_ Tab. 14. CAN transition when device goes to Tab. 52. DIAG_ Tab. 15. MOSD bits description 79 Tab. 54. DIAG_ Tab. 13. CAN transition when device goes to Tab. 55. DIAG_ Tab. 14.					
Tab. 3. 35F54500/35F56500 pin definition .8 Tab. 4.3. DIAG_ Tab. 4. Maximum ratings .11 Tab. 4.4. DIAG_ Tab. 5. Static electrical characteristics .22 Tab. 4.5. DIAG_ Tab. 7. VCCAVAUX voltage selection .28 Tab. 4.5. DIAG_ Tab. 8. I/Os configuration .30 of the DIAG_ Tab. 10. Regulators and fail-safe pins checked .71 Tab. 4.7. DIAG_ Tab. 11. Watchdog error table .44 Tab. 4.9. DIAG_ Tab. 12. RELEASE_FSxB register based on LFSR .73 Tab. 5.1. DIAG_ Tab. 14. CAN transition when device goes to .73 Tab. 5.5. DIAG_ Tab. 14. CAN diagnostic and CAN error bits. .76 Tab. 5.5. DIAG_ Tab. 15. MOSO bits description .71 Tab. 5.5. DIAG_ Tab. 14. CAN diagnostic and CAN error bits. .76 Tab. 5.5. DIAG_ Tab. 17. MISO bits description .81 Tab. 5.6. DIAG_ Tab. 23. INIT_VREG register configura				Tab. 42.	_
Tab. 4. Maximum ratings 11 Tab. 44. DIAG Tab. 5. Static electrical characteristics 22 Tab. 50. DIAG Tab. 6. Dynamic electrical characteristics 22 Tab. 50. DIAG Tab. 7. VCCAVAUX voltage selection 28 Tab. 46. DIAG Tab. 7. VCCAVAUX voltage selection 28 Tab. 46. DIAG Tab. 8. I/Os configuration 37 Tab. 47. DIAG Tab. 48. DIAG Tab. 10. Regulators and fail-safe pins checked Tab. 47. Tab. 48. DIAG Tab. 11. Watchdog error table 44 Tab. 50. DIAG Tab. 12. CAN transition when device goes to Tab. 51. DIAG Tab. 14. CAN diagnostic and CAN error bits 76 Tab. 52. DIAG Tab. 14. CAN transition when device goes to Tab. 55. DIAG Tab. 14. CAN transition when device goes to Tab. 52. DIAG Tab. 14. CAN inspinor of main logic 81 Tab. 53. DIAG Tab. 16. MISO bits description and configuration 76<					
Tab. 5.Static electrical characteristics13configuTab. 6.Dynamic electrical characteristics22Tab. 45.DIAG_Tab. 7.VCCAVAUX voltage selection28Tab. 45.DIAG_Tab. 8.I/Os configuration30Tab. 46.DIAG_Tab. 9.Regulators and fail-safe pins checked44Tab. 47.DIAG_Tab. 10.Regulators and fail-safe pins checked47Tab. 48.DIAG_Tab. 11.Watchdog error table44Tab. 50.DIAG_Tab. 12.RELEASE_FSxB register based on LFSRTab. 51.DIAG_Tab. 13.CAN transition when device goes toTab. 51.DIAG_Tab. 14.CAN diagnostic and CAN error bits76Tab. 53.DIAG_Tab. 15.MOSI bits description79Tab. 54.DIAG_Tab. 16.MISO bits description79Tab. 55.DIAG_Tab. 17.VISO bits description79Tab. 55.DIAG_Tab. 21.INIT_VREG register configuration83Tab. 56.DIAG_Tab. 22.INIT_WU1 register configuration84Tab. 57.Mode toTab. 23.INIT_WU1 register configuration of the bits74.Tab. 56.CAN_MTab. 24.INIT_WU1 register description86Tab. 66.CAN_MTab. 25.INIT_WU2 register description86Tab. 66.CAN_MTab. 24.INIT_WU2 register description87Tab. 66.CAN_MTab. 25.INIT_WU2 register desc	Tab. 3.			Tab. 43.	
Tab. 6.Dynamic electrical characteristics22Tab. 45.DIAGTab. 7.VCCAVAUX voltage selection28Tab. 46.DIAGTab. 8.I/Os configuration30of theTab. 9.Regulators and fail-safe pins checked37Tab. 47.DIAGTab. 10.Regulators and fail-safe pins checked37Tab. 48.DIAGTab. 11.Watchdog error table37Tab. 49.DIAGTab. 12.RELEASE_FSxB register based on LFSRvalue51Tab. 51.DIAGTab. 13.CAN transition when device goes to140.Tab. 52.DIAGTab. 14.CAN diagnostic and CAN error bits76Tab. 53.DIAGTab. 15.MOSI bits description79Tab. 54.DIAGTab. 16.MISO bits description79Tab. 55.DIAGTab. 17.MISO bits description79Tab. 55.DIAGTab. 21.INIT_VREG register configuration79Tab. 56.DIAGTab. 22.INIT_VREG register configuration74Tab. 56.DIAGTab. 23.INIT_VREG register configuration74Tab. 56.DIAGTab. 24.INIT_VREG register configuration74Tab. 56.DIAGTab. 24.INIT_VREG register configuration of the bits74.74.74.Tab. 24.INIT_VREG register configuration of the bits74.74.74.Tab. 25.INIT_WU2 description and configuration of the bits74.74.74. </td <td>Tab. 4.</td> <td></td> <td></td> <td>Tab. 44.</td> <td>DIAG_</td>	Tab. 4.			Tab. 44.	DIAG_
Tab. 7. VCCA/VAUX voltage selection 28 Tab. 46. DIAG Tab. 8. I/Os configuration 30 of the Tab. 9. Regulators and fail-safe pins checked 37 Tab. 48. DIAG Tab. 10. Regulators and fail-safe pins checked 37 Tab. 48. DIAG Tab. 11. Watchdog error table 44 Tab. 50. DIAG Tab. 12. RELEASE_FSXB register based on LFSR Tab. 51. DIAG value 51 Tab. 52. DIAG Tab. 13. CAN transition when device goes to Tab. 51. Tab. 52. DIAG Tab. 14. CAN diagnostic and CAN error bits. 76 Tab. 54. DIAG Tab. 15. MOSI bits description 71 Tab. 55. DIAG Tab. 14. CAN diagnostic and CAN error bits. 76 Tab. 55. DIAG Tab. 14. CAN diagnostic and configuration 71 Tab. 55. DIAG Tab. 17. NISO bits description and configuration 71 Tab. 56. DIAG Tab. 20. INIT_WU register configuration of the bits. 73 Tab. 58. Mode	Tab. 5.	Static electrical characteristics	13		configu
Tab. 8. I/Os configuration 30 Tab. 47. DIAG_ Tab. 9. Regulators and fail-safe pins checked 37 Tab. 48. DIAG_ Tab. 10. Regulators and fail-safe pins checked 37 Tab. 48. DIAG_ Tab. 11. Watchdog error table 44 Tab. 50. DIAG_ Tab. 12. RELEASE_FSXB register based on LFSR configuration afb. 50. DIAG_ Tab. 13. CAN transition when device goes to Tab. 52. DIAG_ Tab. 52. DIAG_ Tab. 14. CAN transition when device goes to Tab. 53. DIAG_ Tab. 54. DIAG_ Tab. 15. MOSI bits description 79 Tab. 55. DIAG_ Tab. 55. DIAG_ Tab. 14. CAN transition when device goes to 79 Tab. 55. DIAG_ Tab. 56. DIAG_ Tab. 15. MOSI bits description 79 Tab. 56. DIAG_ Tab. 50. DIAG_ Tab. 14. CAN transition when device goes to 71 Tab. 50. DIAG_ Tab. 50. DIAG_ Tab. 15. MOSI bits description and configuration 81 Tab. 50.	Tab. 6.	Dynamic electrical characteristics	. 22	Tab. 45.	DIAG_
Tab. 9. Regulators and fail-safe pins checked during ABIST1	Tab. 7.	VCCA/VAUX voltage selection	28	Tab. 46.	DIAG_
during ABIST1 37 Tab. 48. DIAG_ of the during ABIST2 Tab. 10. Regulators and fail-safe pins checked 37 Tab. 49. DIAG_ of the Tab. 11. Watchdog error table 44 Tab. 50. DIAG_ config. Tab. 12. RELEASE_FSXB register based on LFSR Tab. 51. DIAG_ config. value 51 Tab. 52. DIAG_ Tab. 51. DIAG_ Tab. 52. DIAG_ Tab. 52. DIAG_ Tab. 53. DIAG_ Tab. 54. Tab. 13. CAN transition when device goes to LPOFF 73 of the Tab. 53. DIAG_ Tab. 54. DIAG_ Tab. 55. DIAG_ Tab. 56. DIAG_ Tab. 57. MOGE Tab. 14. CAN diagnostic and CAN error bits 76 Tab. 50. DIAG_ Tab. 50. DIAG_	Tab. 8.	I/Os configuration	30		of the
Tab. 10. Regulators and fail-safe pins checked	Tab. 9.	Regulators and fail-safe pins checked		Tab. 47.	DIAG_
Tab. 10. Regulators and fail-safe pins checked		during ABIST1	37	Tab. 48.	DIAG
Tab. 11. Watchdog error table 44 Tab. 50. DIAG_ Tab. 12. RELEASE_FS& register based on LFSR Tab. 51. DIAG_ Tab. 13. CAN transition when device goes to Tab. 51. DIAG_ Tab. 13. CAN transition when device goes to Tab. 52. DIAG_ Tab. 14. CAN diagnostic and CAN error bits 76 Tab. 53. DIAG_ Tab. 15. MOSI bits description 79 Tab. 54. DIAG_ Tab. 16. MISO bits description 79 Tab. 55. DIAG_ Tab. 17. MISO bits description 81 Tab. 56. DIAG_ Tab. 18. Register mapping of fail-safe logic 82 the bits 76 Tab. 20. Secured SPI 83 Tab. 57. Mode of bits Tab. 21. INIT_VREG register configuration 83 Tab. 58. Mode of the bits Tab. 23. INIT_WU1 register description 84 Tab. 61. IO_OU Tab. 24. INIT_WU2 register description 85 Tab. 61. IO_OU Tab. 25. INIT_WU2 register description 86 Tab. 61. IO_	Tab. 10.	Regulators and fail-safe pins checked			
Tab. 11. Watchdog error table 44 Tab. 50. DIAG_ Tab. 12. RELEASE_FS& register based on LFSR Tab. 51. DIAG_ Tab. 13. CAN transition when device goes to Tab. 51. DIAG_ Tab. 13. CAN transition when device goes to Tab. 52. DIAG_ Tab. 14. CAN diagnostic and CAN error bits 76 Tab. 53. DIAG_ Tab. 15. MOSI bits description 79 Tab. 54. DIAG_ Tab. 16. MISO bits description 79 Tab. 55. DIAG_ Tab. 17. MISO bits description 81 Tab. 56. DIAG_ Tab. 18. Register mapping of fail-safe logic 82 the bits 76 Tab. 20. Secured SPI 83 Tab. 57. Mode of bits Tab. 21. INIT_VREG register configuration 83 Tab. 58. Mode of the bits Tab. 23. INIT_WU1 register description 84 Tab. 61. IO_OU Tab. 24. INIT_WU2 register description 85 Tab. 61. IO_OU Tab. 25. INIT_WU2 register description 86 Tab. 61. IO_		•	37	Tab. 49.	DIAG
Tab. 12. RELEASE_FSXB register based on LFSR value configuration value	Tab. 11.			Tab. 50.	
value .51 Tab. 51. DIAG_ Tab. 13. CAN transition when device goes to Tab. 52. DIAG_ LPOFF .73 of the Tab. 14. CAN diagnostic and CAN error bits .76 Tab. 53. DIAG_ Tab. 15. MOSI bits description .79 Tab. 54. DIAG_ Tab. 16. MISO bits description .79 Tab. 55. DIAG_ Tab. 17. MISO bits description .81 Tab. 55. DIAG_ Tab. 18. Register mapping of main logic .81 Tab. 55. DIAG_ Tab. 21. INIT_VREG register configuration .83 Tab. 56. DIAG_ Tab. 22. INIT_WREG register configuration on .84 Tab. 58. Mode register Tab. 23. INIT_WU1 register configuration on .84 Tab. 58. Mode register Tab. 23. INIT_WU1 register configuration on .84 Tab. 60. REG_N Tab. 24. INIT_WU2 register description .85 Tab. 61. IO_OU Tab. 25. INIT_WU2 register description .86 Tab. 61. IO_OU Tab.	Tab. 12.				
Tab. 13. CAN transition when device goes to LPOFF Tab. 52. DIAG_ Tab. 14. CAN diagnostic and CAN error bits 76 Tab. 53. DIAG_ Tab. 15. MOSI bits description 79 Tab. 55. DIAG_ Tab. 16. MISO bits description 79 Tab. 55. DIAG_ Tab. 17. MISO bits description 81 Tab. 55. DIAG_ Tab. 18. Register mapping of fail-safe logic 82 the bits Tab. 20. Secured SPI 83 Tab. 57. Mode I Tab. 21. INIT_VREG register configuration 83 Tab. 58. Mode I Tab. 22. INIT_WU1 register configuration of the bits 83 Tab. 59. REG_I Tab. 23. INIT_WU1 register description 85 Tab. 61. IO_OU Tab. 24. INIT_WU2 register description 85 Tab. 62. IO_OU Tab. 25. INIT_WU2 register description 86 Tab. 61. IO_OU Tab. 26. INIT_WU2 register description 86 Tab. 64. CAN_N Tab. 27. INIT_INT register description and configuration of the bits			51	Tab. 51.	-
LPOFF 73 of the Tab. 14. CAN diagnostic and CAN error bits 76 Tab. 53. DIAG_ Tab. 15. MOSI bits description 79 Tab. 55. DIAG_ Tab. 17. MISO bits description 81 Tab. 55. DIAG_ Tab. 18. Register mapping of main logic 81 Tab. 55. DIAG_ Tab. 19. Register mapping of fail-safe logic 82 the bits Tab. 20. Secured SPI 83 Tab. 57. Mode n Tab. 21. INIT_VREG register configuration 83 Tab. 58. Mode of the bits Tab. 22. INIT_WU1 register configuration of the bits 83 Tab. 50. REG_N Tab. 24. INIT_WU1 register description and configuration of the bits 85 Tab. 61. IO_OU Tab. 25. INIT_WU2 register description 85 Tab. 62. IO_OU Configuration of the bits 73 atb. 61. IO_OU Tab. 24. INIT_INT register description 86 Tab. 62. IO_OU Configuration of the bits Tab. 61. IO_OU Configuration of the bits Tab. 63. CAN_N Ta	Tab. 13.		-		
Tab. 14.CAN diagnostic and CAN error bits			73		
Tab. 15.MOSI bits description79Tab. 54.DIAG_ of theTab. 16.MISO bits description79Tab. 55.DIAG_Tab. 17.MISO bits description81Tab. 55.DIAG_Tab. 18.Register mapping of fail-safe logic81Tab. 56.DIAG_Tab. 20.Secured SPI83Tab. 57.Mode rTab. 21.INIT_VREG register configuration83Tab. 58.Mode rTab. 22.INIT_WEG description and configuration84Tab. 60.REG_NTab. 23.INIT_WU1 register configuration of the bits85Tab. 61.IO_OUTab. 24.INIT_WU2 register description85Tab. 62.IO_OUTab. 25.INIT_WU2 register description85Tab. 63.CAN_NTab. 26.INIT_WU2 register description86Tab. 63.CAN_NTab. 27.INIT_INT register description and configuration of the bits86Tab. 63.CAN_NTab. 30.INIT_INT register description and configuration of the bits86Tab. 64.LDT_ATab. 30.INIT_INH_INT register description87Tab. 66.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 68.LDT_VTab. 32.LONG_DURATION_TIMER description90configurTab. 33.WU_CONFIG description and configuration of the bits91Tab. 73.LDT_VTab. 35.WU_SOURCE register description91Tab. 74.LDT_VTab. 37.	Tab 14			Tab 53	
Tab. 16.MISO bits description79of theTab. 17.MISO bits description81Tab. 55.DIAG_Tab. 18.Register mapping of main logic81Tab. 56.DIAG_Tab. 19.Register mapping of fail-safe logic82the bitsTab. 20.Secured SPI83Tab. 57.Mode ofTab. 21.INIT_VREG register configuration83Tab. 58.Mode ofTab. 22.INIT_WU1 register configuration84Tab. 59.REG_NTab. 23.INIT_WU1 register configuration of the bits85Tab. 60.REG_NTab. 24.INIT_WU2 register description85Tab. 61.IO_OUTab. 25.INIT_WU2 register description85Tab. 62.IO_OUTab. 27.INIT_INT register description86Tab. 63.CAN_MTab. 28.INIT_INT register description86Tab. 64.CAN_MTab. 30.INIT_INT register description87Tab. 66.LDT_ATab. 31.LONG_DURATION_TIMER register88Tab. 67.LDT_WTab. 33.LONG_DURATION_TIMER description89Tab. 70.LDT_WTab. 33.DEVICE_ID register description90Tab. 71.LDT_WTab. 33.DEVICE_ID register description91Tab. 73.LDT_WTab. 34.O_INPUT register description92Tab. 74.LDT_WTab. 35.WU_SOURCE register description92Tab. 75.INIT_FTab. 34.D_INPUT register descript					
Tab. 17.MISO bits description81Tab. 55.DIAG_Tab. 18.Register mapping of main logic81Tab. 56.DIAG_Tab. 19.Register mapping of fail-safe logic82the bitsTab. 20.Secured SPI83Tab. 57.Mode ofTab. 21.INIT_VREG register configuration83Tab. 58.Mode ofTab. 22.INIT_WU register configuration83Tab. 59.REG_NTab. 23.INIT_WU1 description and configuration of the bits83Tab. 59.REG_NTab. 24.INIT_WU2 register description85Tab. 60.REG_NTab. 25.INIT_WU2 register description85Tab. 61.IO_OUTab. 25.INIT_WU2 register description86Tab. 62.IO_OUTab. 26.INIT_INT wu2 register description86Tab. 63.CAN_NTab. 27.INIT_INT register description86Tab. 64.CAN_NTab. 28.INIT_INT register description87Tab. 65.LDT_ATab. 29.INIT_INT register description87Tab. 66.LDT_ATab. 30.INIT_OWU2 description and configuration of the bits88Tab. 67.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 69.LDT_VTab. 33.LONG_DURATION_TIMER description and configuration of the bits90Tab. 71.LDT_VTab. 33.WU_SOURCE description and configuration of the bits91Tab. 72.LDT_VTab. 33. <t< td=""><td>-</td><td></td><td></td><td>140.01.</td><td></td></t<>	-			140.01.	
Tab. 18.Register mapping of main logic81Tab. 56.DIAG_Tab. 19.Register mapping of fail-safe logic82the bitsTab. 20.Secured SPI83Tab. 57.Mode ofTab. 21.INIT_VREG register configuration83Tab. 59.REG_NTab. 23.INIT_WU1 register configuration84Tab. 60.REG_NTab. 24.INIT_WU1 register configuration of the bits85Tab. 61.IO_OUTab. 25.INIT_WU2 register description85Tab. 62.IO_OUTab. 26.INIT_WU2 register description86Tab. 62.IO_OUTab. 27.INIT_INT register description86Tab. 63.CAN_NTab. 28.INIT_INT register description86Tab. 64.CAN_NTab. 30.INIT_INT register description87Tab. 65.LDT_ATab. 30.INIT_INH_INT register description87Tab. 66.LDT_ATab. 31.LONG_DURATION_TIMER register88Tab. 67.LDT_ATab. 33.HW_CONFIG register description90Tab. 71.LDT_VTab. 34.HW_CONFIG register description90Tab. 72.LDT_VTab. 37.DEVICE_ID register description91Tab. 73.LDT_VTab. 37.DEVICE_ID description and configurationTab. 73.LDT_VTab. 37.DEVICE_ID description and configurationTab. 73.LDT_VTab. 38.DEVICE_ID description and configurationTab. 73.LDT_VTab. 37.		•		Tab 55	
Tab. 19. Register mapping of fail-safe logic 82 the bits Tab. 20. Secured SPI 83 Tab. 57. Mode of tab. 58. Tab. 21. INIT_VREG register configuration 83 Tab. 58. Mode of bits Tab. 22. INIT_WU1 register configuration 83 Tab. 59. REG_I Tab. 23. INIT_WU1 register configuration and configuration of the bits 84 Tab. 60. REG_I Tab. 24. INIT_WU2 register description and configuration of the bits 85 Tab. 61. IO_OU Tab. 25. INIT_WU2 register description 85 Tab. 62. IO_OU Tab. 27. INIT_INT register description 86 Tab. 63. CAN_M Tab. 28. INIT_INT register description 86 Tab. 64. CAN_M Tab. 30. INIT_INH_INT register description 87 Tab. 64. CAN_M Tab. 30. INIT_O_UV2 description and configuration of the bits 88 Tab. 67. LDT_A Tab. 31. LONG_DURATION_TIMER register 88 Tab. 68. LDT_A Tab. 33. HW_CONFIG register description 90 Tab. 70. LDT_W					_
Tab. 20. Secured SPI 83 Tab. 57. Mode r Tab. 21. INIT_VREG register configuration and configuration of the bits Tab. 58. Mode of bits Tab. 22. INIT_WU1 register configuration and configuration of the bits Tab. 59. REG_N Tab. 23. INIT_WU1 register configuration of the bits Tab. 51. Tab. 52. Tab. 24. INIT_WU2 register description and configuration of the bits Tab. 61. IO_OU Tab. 25. INIT_WU2 register description and configuration of the bits Tab. 63. CAN_M Tab. 27. INIT_INT register description 86 Tab. 63. CAN_M Tab. 28. INIT_INT register description 86 Tab. 64. CAN_M Tab. 30. INIT_INT register description and configuration of the bits 86 Tab. 65. LDT_A Tab. 30. INIT_INT register description and configuration of the bits 81 Tab. 67. LDT_A Tab. 31. LONG_DURATION_TIMER register Tab. 68. LDT_A configuration of the bits configuration of the bits 72. LDT_W Tab. 33. HW_CONFIG description and configuration of the bits 90 Tab. 71. LDT_W				Tab. 50.	_
Tab. 21. INIT_VREG register configuration 83 Tab. 58. Mode of bits Tab. 22. INIT_VREG description and configuration 83 Tab. 59. REG_N Tab. 23. INIT_WU1 register configuration 84 Tab. 60. REG_N Tab. 24. INIT_WU2 register description 85 Tab. 61. IO_OU Tab. 25. INIT_WU2 register description 85 Tab. 62. IO_OU Tab. 26. INIT_WU2 description and configuration of the bits 86 Tab. 63. CAN_N Tab. 27. INIT_INT register description 86 Tab. 63. CAN_N Tab. 29. INIT_INT register description 86 Tab. 64. CAN_N Tab. 30. INIT_INT register description and configuration of the bits 86 Tab. 65. LDT_A Tab. 31. LONG_DURATION_TIMER register 88 Tab. 67. LDT_W Tab. 33. HW_CONFIG description and configuration of the bits 70. LDT_W configuration of the bits 71. LDT_W Tab. 33. HW_CONFIG description and configuration of the bits 90 Tab. 71. LDT_W configuration of the bits 72. <td></td> <td></td> <td></td> <td>Tab 57</td> <td></td>				Tab 57	
Tab. 22. INIT_VREG description and configuration of the bits bits Tab. 23. INIT_WU1 register configuration 83 Tab. 23. INIT_WU1 description and configuration of the bits Tab. 59. Tab. 24. INIT_WU2 register description and configuration of the bits Tab. 61. IO_OU Tab. 25. INIT_WU2 register description 85 Tab. 62. IO_OU Tab. 26. INIT_WU2 description and configuration of the bits 7ab. 63. CAN_M Tab. 27. INIT_INT register description 86 Tab. 63. CAN_M Tab. 28. INIT_INT register description 86 Tab. 64. CAN_M Tab. 29. INIT_INT register description 86 Tab. 65. LDT_A Tab. 30. INIT_O_WU2 description and configuration of the bits 87 Tab. 66. LDT_A Tab. 31. LONG_DURATION_TIMER register description 88 Tab. 67. LDT_W Tab. 32. LONG_DURATION_TIMER description and configuration of the bits 89 Tab. 70. LDT_W Tab. 33. HW_CONFIG register description 90 Tab. 72. LDT_W Tab. 35. WU_SOURCE register descripti				-	
of the bits83Tab. 59.REG_NTab. 23.INIT_WU1 register configuration84Tab. 60.REG_NTab. 24.INIT_WU1 description and configuration of the bits85Tab. 61.IO_OUTab. 25.INIT_WU2 register description85Tab. 62.IO_OUTab. 26.INIT_WU2 description and configuration of the bits86Tab. 63.CAN_NTab. 27.INIT_INT register description86Tab. 64.CAN_NTab. 28.INIT_INT description and configuration of the bits86Tab. 65.LDT_ATab. 30.INIT_O_WU2 description and configuration of the bits86Tab. 66.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 69.LDT_VTab. 32.LONG_DURATION_TIMER description90Tab. 70.LDT_WTab. 33.HW_CONFIG register description90Tab. 71.LDT_VTab. 35.WU_SOURCE register description91Tab. 73.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92configurationconfigurationTab. 39.IO_INPUT register description92configurationconfigurationTab. 39.IO_INPUT register description92configurationconfigurationTab. 39.IO_INPUT register description92configurationTab. 41.DIAG_VPRE register description93Tab. 78. <td< td=""><td></td><td></td><td>03</td><td>Tap. 56.</td><td></td></td<>			03	Tap. 56.	
Tab. 23.INIT_WU1 register configuration84Tab. 60.REG_NTab. 24.INIT_WU1 description and configuration of the bits85Tab. 61.IO_OUTab. 25.INIT_WU2 register description85Tab. 61.IO_OUTab. 26.INIT_WU2 description and configuration of the bits86Tab. 63.CAN_MTab. 27.INIT_INT register description86Tab. 64.CAN_MTab. 28.INIT_INT register description86Tab. 65.LDT_ATab. 30.INIT_IO_WU2 description and configuration of the bits86Tab. 65.LDT_ATab. 30.INIT IO_WU2 description and configuration of the bits87Tab. 66.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 67.LDT_ATab. 33.HW_CONFIG register description89Tab. 70.LDT_VTab. 34.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_VTab. 35.WU_SOURCE register description91Tab. 73.LDT_VTab. 36.WU_SOURCE description and configuration of the bits91Tab. 74.LDT_VTab. 38.DEVICE_ID register description92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST rdTab. 41.DIAG_VPRE register description93SitsSits	Tap. 22.		00	T 1 50	
Tab. 24.INIT_WU1 description and configuration of the bitsof the theTab. 25.INIT_WU2 register description85Tab. 61.IO_OU configuTab. 26.INIT_WU2 description and configuration of the bits86Tab. 63.CAN_MTab. 27.INIT_INT register description86Tab. 63.CAN_MTab. 28.INIT_INT description and configuration of the bits86Tab. 64.CAN_MTab. 29.INIT_INT register description87Tab. 66.LDT_ATab. 30.INIT_IO_WU2 description and configuration of the bits88Tab. 67.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 69.LDT_VTab. 32.LONG_DURATION_TIMER description and configuration of the bits89Tab. 70.LDT_VTab. 33.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_VTab. 34.HW_CONFIG description and configuration of the bits91Tab. 73.LDT_VTab. 37.DEVICE_ID register description91Tab. 74.LDT_VTab. 38.DEVICE_ID register description92Tab. 76.INIT_FTab. 39.IO_INPUT register description92Tab. 77.BIST rdTab. 41.DIAG_VPRE register description93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST d	T 1 00				
the bits85Tab. 61.IO_OUTab. 25.INIT_WU2 register description85Tab. 62.IO_OUTab. 26.INIT_WU2 description and configuration of the bits86Tab. 63.CAN_MTab. 27.INIT_INT register description86Tab. 64.CAN_MTab. 28.INIT_INT description and configuration of the bits86Tab. 65.LDT_ATab. 29.INIT_INH_INT register description87Tab. 66.LDT_ATab. 30.INIT_IO_WU2 description and configuration of the bits88Tab. 67.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 69.LDT_WTab. 33.HW_CONFIG register description90Tab. 70.LDT_WTab. 34.HW_CONFIG register description90Tab. 71.LDT_WTab. 37.DEVICE_ID register description91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92Tab. 74.LDT_WTab. 39.IO_INPUT register description92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 77.BIST rtTab. 41.DIAG_VPRE register description93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93SitsSits			84	Tab. 60.	
Tab. 25.INIT_WU2 register description85Tab. 62.IO_OUTab. 26.INIT_WU2 description and configuration of the bits86Tab. 63.CAN_MTab. 27.INIT_INT register description86Tab. 64.CAN_MTab. 28.INIT_INT description and configuration of the bits86Tab. 65.LDT_ATab. 30.INIT_IO_WU2 description and configuration of the bits86Tab. 65.LDT_ATab. 30.INIT IO_WU2 description and configuration of the bits88Tab. 67.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 68.LDT_ATab. 32.LONG_DURATION_TIMER description and configuration of the bits89Tab. 70.LDT_VTab. 33.HW_CONFIG register description90Tab. 71.LDT_VTab. 34.HW_CONFIG register description90Tab. 72.LDT_VTab. 35.WU_SOURCE register description91Tab. 73.LDT_VTab. 37.DEVICE_ID register description92Tab. 74.LDT_VTab. 38.DEVICE_ID description and configuration of the bits92Tab. 75.INIT_FTab. 39.IO_INPUT description and configuration of the bits93Tab. 77.BIST rd Tab. 78.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST d	Tab. 24.				
Tab. 26.INIT_WU2 description and configuration of the bitsconfigu Tab. 63.CAN_M CAN_MTab. 27.INIT_INT register description86Tab. 63.CAN_M Tab. 64.CAN_M of theTab. 28.INIT_INT description and configuration of the bits86Tab. 65.LDT_A configuTab. 30.INIT_INH_INT register description87Tab. 66.LDT_A configuTab. 31.LONG_DURATION_TIMER register description88Tab. 67.LDT_A 					_
the bits86Tab. 63.CAN_MTab. 27.INIT_INT register description86Tab. 64.CAN_MTab. 28.INIT_INT description and configuration of the bits86Tab. 65.LDT_ATab. 30.INIT_INH_INT register description and configuration of the bits87Tab. 66.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 67.LDT_ATab. 32.LONG_DURATION_TIMER register description88Tab. 69.LDT_WConfiguration of the bits89Tab. 70.LDT_WConfiguration of the bits89Tab. 70.LDT_WTab. 33.HW_CONFIG register description90Tab. 71.LDT_WTab. 34.HW_CONFIG description and configuration of the bits90Tab. 72.LDT_WTab. 35.WU_SOURCE register description91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92Tab. 74.LDT_WTab. 38.DEVICE_ID description and configuration of the bits92Tab. 76.INIT_FTab. 39.IO_INPUT register description92Tab. 77.ISIST dTab. 40.IO_INPUT description and configuration of the bits93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST d	Tab. 25.		85	Tab. 62.	10_00
Tab. 27.INIT_INT register description86Tab. 64.CAN_MTab. 28.INIT_INT description and configuration of the bits86Tab. 65.LDT_ATab. 29.INIT_INH_INT register description87Tab. 66.LDT_ATab. 30.INIT IO_WU2 description and configuration of the bits88Tab. 67.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 68.LDT_MTab. 32.LONG_DURATION_TIMER description and configuration of the bits89Tab. 69.LDT_WTab. 33.HW_CONFIG register description90Tab. 70.LDT_WTab. 34.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_WTab. 35.WU_SOURCE register description91Tab. 73.LDT_WTab. 37.DEVICE_ID register description and configuration of the bits91Tab. 74.LDT_WTab. 38.DEVICE_ID register description92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 39.IO_INPUT register description92Tab. 77.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST d	Tab. 26.				configu
Tab. 28.INIT_INT description and configuration of the bitsof the the the bitsTab. 29.INIT_INH_INT register description86Tab. 65.LDT_ATab. 30.INIT IO_WU2 description and configuration of the bits87Tab. 66.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 67.LDT_ATab. 32.LONG_DURATION_TIMER description and configuration of the bits88Tab. 69.LDT_WTab. 33.HW_CONFIG register description89Tab. 70.LDT_WTab. 34.HW_CONFIG description and of the bits90Tab. 71.LDT_WTab. 35.WU_SOURCE register description90Tab. 72.LDT_WTab. 36.WU_SOURCE register description91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92Tab. 74.LDT_WTab. 38.DEVICE_ID register description92Tab. 76.INIT_FTab. 39.IO_INPUT register description92Tab. 77.BIST mTab. 40.IO_INPUT description and configuration of the bits93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST d		the bits	. 86	Tab. 63.	CAN_N
the bits86Tab. 65.LDT_ATab. 29.INIT_INH_INT register description87Tab. 66.LDT_ATab. 30.INIT IO_WU2 description and configuration of the bits88Tab. 67.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 68.LDT_ATab. 32.LONG_DURATION_TIMER description and configuration of the bits89Tab. 69.LDT_WTab. 33.HW_CONFIG register description90configuration of the bitsTab. 70.LDT_WTab. 34.HW_CONFIG register description90Tab. 71.LDT_WTab. 35.WU_SOURCE register description90Tab. 72.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92Tab. 74.LDT_WTab. 38.DEVICE_ID description and configuration of the bits92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93Tab. 78.BIST d	Tab. 27.		. 86	Tab. 64.	CAN_N
Tab. 29.INIT_INH_INT register description87Tab. 66.LDT_ATab. 30.INIT IO_WU2 description and configuration of the bits88Tab. 67.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 67.LDT_ATab. 32.LONG_DURATION_TIMER description and configuration of the bits89Tab. 69.LDT_WTab. 33.HW_CONFIG register description89Tab. 70.LDT_WTab. 34.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_WTab. 35.WU_SOURCE register description90Tab. 72.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration the bits93Tab. 77.BIST mTab. 41.DIAG_VPRE register description93Tab. 78.BIST d	Tab. 28.	INIT_INT description and configuration of			of the
Tab. 30.INIT IO_WU2 description and configuration of the bitsconfigu Tab. 31.Tab. 31.LONG_DURATION_TIMER register descriptionTab. 67.LDT_A Tab. 68.Tab. 32.LONG_DURATION_TIMER description and configuration of the bitsTab. 69.LDT_W configuTab. 32.LONG_DURATION_TIMER description and configuration of the bitsTab. 69.LDT_W configuTab. 33.HW_CONFIG register description89Tab. 70.LDT_W configuTab. 34.HW_CONFIG register description and configuration of the bits90Tab. 71.LDT_W configuTab. 35.WU_SOURCE register description90Tab. 72.LDT_W configuTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_W configuTab. 37.DEVICE_ID register description92Tab. 75.INIT_F Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST m Tab. 78.BIST d bitsTab. 41.DIAG_VPRE register description93Tab. 78.BIST d bits		the bits	. 86	Tab. 65.	LDT_A
Tab. 30.INIT IO_WU2 description and configuration of the bitsconfigu Tab. 31.Tab. 31.LONG_DURATION_TIMER register descriptionTab. 67.LDT_A Tab. 68.Tab. 32.LONG_DURATION_TIMER description and configuration of the bitsTab. 69.LDT_W configuTab. 32.LONG_DURATION_TIMER description and configuration of the bitsTab. 69.LDT_W configuTab. 33.HW_CONFIG register description89Tab. 70.LDT_W configuTab. 34.HW_CONFIG register description and configuration of the bits90Tab. 71.LDT_W configuTab. 35.WU_SOURCE register description90Tab. 72.LDT_W configuTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_W configuTab. 37.DEVICE_ID register description92Tab. 75.INIT_F Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST m Tab. 78.BIST d bitsTab. 41.DIAG_VPRE register description93Tab. 78.BIST d bits	Tab. 29.	INIT INH INT register description	. 87	Tab. 66.	LDT A
of the bits88Tab. 67.LDT_ATab. 31.LONG_DURATION_TIMER register description88Tab. 68.LDT_ATab. 32.LONG_DURATION_TIMER description and configuration of the bits89Tab. 69.LDT_WTab. 33.HW_CONFIG register description89Tab. 70.LDT_WTab. 34.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_WTab. 35.WU_SOURCE register description90Tab. 72.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description91Tab. 74.LDT_WTab. 38.DEVICE_ID register description92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST dTab. 41.DIAG_VPRE register description93SittsSitts	Tab. 30.				configu
Tab. 31.LONG_DURATION_TIMER register descriptionTab. 68.LDT_A configurationTab. 32.LONG_DURATION_TIMER description and configuration of the bitsTab. 69.LDT_W Tab. 69.Tab. 33.HW_CONFIG register description89Tab. 70.LDT_W configurationTab. 34.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_W configurationTab. 35.WU_SOURCE register description90Tab. 72.LDT_W configurationTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_W configurationTab. 37.DEVICE_ID register description91Tab. 74.LDT_W configurationTab. 38.DEVICE_ID register description92Tab. 75.INIT_F Tab. 76.Tab. 39.IO_INPUT register description92Tab. 76.INIT_F Tab. 77.Tab. 40.IO_INPUT description and configuration the bits93Tab. 77.BIST m Tab. 78.Tab. 41.DIAG_VPRE register description93Sist m bits			88	Tab. 67.	
description88configurationTab. 32.LONG_DURATION_TIMER description and configuration of the bitsTab. 69.LDT_WTab. 33.HW_CONFIG register description90Tab. 70.LDT_WTab. 34.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_WTab. 35.WU_SOURCE register description90Tab. 72.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92Tab. 74.LDT_WTab. 38.DEVICE_ID register description92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST rdTab. 41.DIAG_VPRE register description93Sister descriptionSister	Tab. 31.			Tab. 68.	
Tab. 32.LONG_DURATION_TIMER description and configuration of the bitsTab. 69.LDT_WTab. 33.HW_CONFIG register description90Tab. 70.LDT_WTab. 34.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_WTab. 35.WU_SOURCE register description90Tab. 72.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92Tab. 74.LDT_WTab. 38.DEVICE_ID register description92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST dTab. 41.DIAG_VPRE register description93SisterSister			88		
configuration of the bitsTab. 70.LDT_WTab. 33.HW_CONFIG register description90Tab. 71.LDT_WTab. 34.HW_CONFIG description and configuration of the bits90Tab. 71.LDT_WTab. 35.WU_SOURCE register description90Tab. 72.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description91Tab. 74.LDT_WTab. 37.DEVICE_ID register description92Tab. 75.INIT_FTab. 38.DEVICE_ID description and configuration of the bits92Tab. 76.INIT_FTab. 39.IO_INPUT register description92Tab. 77.BIST rdTab. 40.IO_INPUT description and configuration of the bits93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93bitsbits	Tab. 32	LONG DURATION TIMER description and		Tab. 69.	-
Tab. 33.HW_CONFIG register description90configuTab. 34.HW_CONFIG description and configuration of the bitsTab. 71.LDT_WTab. 35.WU_SOURCE register description90Tab. 72.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description92Tab. 74.LDT_WTab. 38.DEVICE_ID register description92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST rdTab. 41.DIAG_VPRE register description93DistDist	100.02.		89		
Tab. 34.HW_CONFIG description and configuration of the bitsTab. 71.LDT_W Tab. 72.Tab. 35.WU_SOURCE register description90Tab. 72.LDT_W Tab. 72.Tab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_W configuTab. 37.DEVICE_ID register description91Tab. 74.LDT_W configuTab. 38.DEVICE_ID register description92Tab. 75.INIT_F Tab. 76.Tab. 39.IO_INPUT register description92Tab. 76.INIT_F configuTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST rd bitsTab. 41.DIAG_VPRE register description93Sister descriptionSister	Tab 33			140.10.	_
of the bits90Tab. 72.LDT_WTab. 35.WU_SOURCE register description91Tab. 73.LDT_WTab. 36.WU_SOURCE description and configuration of the bits91Tab. 73.LDT_WTab. 37.DEVICE_ID register description91Tab. 74.LDT_WTab. 38.DEVICE_ID register description and configuration of the bits92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST rdTab. 41.DIAG_VPRE register description93DistsDists				Tab 71	•
Tab. 35.WU_SOURCE register description91configuTab. 36.WU_SOURCE description and configuration of the bitsTab. 73.LDT_WTab. 37.DEVICE_ID register description91Tab. 74.LDT_WTab. 37.DEVICE_ID register description92Tab. 74.LDT_WTab. 38.DEVICE_ID description and configuration of the bits92Tab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST rdTab. 41.DIAG_VPRE register description93DistsJab. 78.	1ab. 0 4 .		90		_
Tab. 36.WU_SOURCE description and configuration of the bitsTab. 73.LDT_WTab. 37.DEVICE_ID register description91Tab. 74.LDT_WTab. 37.DEVICE_ID register description92Tab. 75.INIT_FTab. 38.DEVICE_ID description and configuration of the bits92Tab. 76.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST reTab. 41.DIAG_VPRE register description93Tab. 78.BIST d	Tab 35			140.72.	_
configuration of the bits		_ •		Tab 72	
Tab. 37.DEVICE_ID register description92configuTab. 38.DEVICE_ID description and configuration of the bitsTab. 75.INIT_FTab. 39.IO_INPUT register description92Tab. 76.INIT_FTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST reTab. 41.DIAG_VPRE register description93bitsbits	Tap. 50.		01		
Tab. 38.DEVICE_ID description and configuration of the bitsTab. 75.INIT_F Tab. 76.Tab. 39.IO_INPUT register description92Tab. 76.INIT_F configuTab. 40.IO_INPUT description and configuration of the bits93Tab. 77.BIST re Tab. 78.Tab. 41.DIAG_VPRE register description93bitsbits	T-1 07			Tap. 74.	
of the bits92Tab. 76.INIT_FTab. 39.IO_INPUT register description92Configuration of the bits93Tab. 77.BIST register descriptionTab. 40.IO_INPUT description and configuration of the bits93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93bitsbits			92	T-1- 7C	
Tab. 39.IO_INPUT register description92configuTab. 40.IO_INPUT description and configuration of the bitsTab. 77.BIST reTab. 41.DIAG_VPRE register description93bits	iap. 38.		00		_
Tab. 40.IO_INPUT description and configuration of the bitsTab. 77.BIST reTab. 41.DIAG_VPRE register description93Tab. 78.BIST d bits	T 1			Iap. /6.	_
the bits93Tab. 78.BIST dTab. 41.DIAG_VPRE register description93bits			. 92	_	-
Tab. 41. DIAG_VPRE register description	Tab. 40.				
				Tab. 78.	
35FS4500-35FS6500 All information provided in this document is subject to legal disclaimers.	Tab. 41.	DIAG_VPRE register description	. 93		bits
	35FS4500-35FS6	S500 All information provided i	in this docum	ent is subject to lea	al disclaimers.

Tab. 42.	DIAG_VPRE description and configuration
100. 42.	of the bits
Tab. 43.	DIAG VCORE register description
Tab. 44.	DIAG_VCORE description and
	configuration of the bits94
Tab. 45.	DIAG_VCCA register description
Tab. 46.	DIAG_VCCA description and configuration
	of the bits
Tab. 47.	DIAG_VAUX register description96
Tab. 48.	DIAG_VAUX description and configuration
	of the bits96
Tab. 49.	DIAG_VSUP_VCAN register description97
Tab. 50.	DIAG_VSUP_VCAN description and
	configuration of the bits97
Tab. 51.	DIAG_CAN_1 register description98
Tab. 52.	DIAG_CAN_1 description and configuration
	of the bits98
Tab. 53.	DIAG_CAN_2 register description
Tab. 54.	DIAG_CAN_2 description and configuration
	of the bits
Tab. 55.	DIAG_SPI register description
Tab. 56.	DIAG_SPI description and configuration of
T 1 C 7	the bits
Tab. 57.	Mode register description
Tab. 58.	Mode description and configuration of the
Tab 50	bits
Tab. 59. Tab. 60.	REG_MODE register description102 REG MODE description and configuration
Tap. 00.	of the bits
Tab. 61.	IO_OUT_AMUX register description
Tab. 61.	IO_OUT_AMUX register description and
100. 02.	configuration of the bits
Tab. 63.	CAN MODE register description
Tab. 64.	CAN MODE description and configuration
	of the bits
Tab. 65.	LDT_AFTER_RUN_1 register description 105
Tab. 66.	LDT_AFTER_RUN_1 description and
	configuration of the bits
Tab. 67.	LDT_AFTER_RUN_2 register description 105
Tab. 68.	LDT_AFTER_RUN_2 description and
	configuration of the bits105
Tab. 69.	LDT_WAKE_UP_1 register description 106
Tab. 70.	LDT_WAKE_UP_1 description and
	configuration of the bits106
Tab. 71.	LDT_WAKE_UP_2 register description 106 LDT_WAKE_UP_2 description and
Tab. 72.	
	configuration of the bits106
Tab. 73.	LDT_WAKE_UP_3 register description 107
Tab. 74.	LDT_WAKE_UP_3 description and
_	configuration of the bits
Tab. 75.	INIT_FS1B_TIMING register description 107
Tab. 76.	INIT_FS1B_TIMING. Description and
-	configuration of the bits
Tab. 77.	BIST register description
Tab. 78.	BIST description and configuration of the
	bits109

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Tab. 79. Tab. 80.	INIT_SUPERVISOR register description 109 INIT_SUPERVISOR description and
	configuration of the bits
Tab. 81.	INIT_FAULT register description
Tab. 82.	INIT_FAULT description and configuration
	of the bits 111
Tab. 83.	INIT_FSSM register description 111
Tab. 84.	INIT_FSSM description and configuration
	of the bits112
Tab. 85.	INIT_SF_IMPACT register description112
Tab. 86.	INIT_SF_IMPACT description and
	configuration of the bits113
Tab. 87.	WD_WINDOW register description 113
Tab. 88.	WD_WINDOW description and
	configuration of the bits
Tab. 89.	WD_LFSR register description
Tab. 90.	WD_LFSR description and configuration of
	the bits
Tab. 91.	WD_ANSWER register description 115
Tab. 92.	WD_ANSWER description and
T 1 00	configuration of the bits
Tab. 93.	RELEASE_FSxB register description
Tab. 94.	RELEASE_FSxB description and
Tab. 95.	configuration of the bits
Tap. 95.	SF_OUTPUT_REQUEST register
Tab. 96.	description
Tap. 90.	configuration of the bits
Tab. 97.	INIT_WD_CNT register description
Tap. 97.	

Figures

Fig. 1.	35FS6500C simplified application diagram
	- buck boost configuration - FS1B2
Fig. 2.	35FS4500C simplified application diagram
	- buck boost configuration - FS1B
Fig. 3.	35FS4500/35FS6500 simplified internal
	block diagram5
Fig. 4.	35FS6500 pinout with CAN and FS1B6
Fig. 5.	35FS6500 pinout without CAN7
Fig. 6.	35FS4500 pinout with CAN and FS1B7
Fig. 7.	SPI timing diagram23
Fig. 8.	Register access restriction23
Fig. 9.	Deep fail-safe enable/disable29
Fig. 10.	Simplified analog multiplexer block diagram30
Fig. 11.	IO_2:3 MCU error monitoring: bi-stable
	protocol31
Fig. 12.	External error signal handling 32
Fig. 13.	Components involved under ISO pulse in
	LPOFF
Fig. 14.	Simplified state diagram
Fig. 15.	Detailed fail-safe state diagram40
Fig. 16.	Watchdog answer calculation41
Fig. 17.	Windowed watchdog with FS clock
	accuracy42
Fig. 18.	Watchdog error counter configuration
	(INIT_WD_RFR register, bits WD_CNT_
	ERR_1:0)43

Tab. 98.	INIT_WD_CNT description and	
	configuration of the bits	119
Tab. 99.	DIAG_SF_IOs register description	120
Tab. 100.	DIAG_SF_IOs description and	
	configuration of the bits	120
Tab. 101.	WD_COUNTER register description	121
Tab. 102.	WD_COUNTER description and	
	configuration of the bits	121
Tab. 103.	DIAG_SF_ERR register description	121
Tab. 104.	DIAG_SF_ERR description and	
	configuration of the bits	122
Tab. 105.	INIT_VCORE_OVUV_IMPACT register	
	description	122
Tab. 106.	INIT_VCORE_OVUV_IMPACT description	
	and configuration of the bits	123
Tab. 107.	INIT_VCCA_OVUV_IMPACT register	
	description	123
Tab. 108.	INIT VCCA OVUV IMPACT description	
	and configuration of the bits	124
Tab. 109.	INIT VAUX OVUV IMPACT register	
	description	124
Tab. 110.	INIT VAUX OVUV IMPACT description	
	and configuration of the bits	125
Tab. 111.	DEVICE ID FS register description	
Tab. 112.	DEVICE_ID_FS description and	
	configuration of the bits	125
Tab. 113.	Interruptions list	
Tab. 114.	Package mechanical dimensions	
Tab. 115.	Revision history	

Fig. 19.	Watchdog refresh counter configuration (INIT_WD_CNT register, WD_CNT_RFR_	
	1:0)	44
Fig. 20.	Fault error counter (FLT_ERR_FS = 0,	
	WD_CNT_RFR = 6)	45
Fig. 21.	Fault error counter (FLT_ERR_FS = 1,	
	WD_CNT_RFR = 6)	46
Fig. 22.	Example of WD operation generating a	
	reset (WD_CNT_ERR = 6)	46
Fig. 23.	Example of RTSB and FS0B behavior	
	when FLT_ERR_CNT ≥ intermediate value .	47
Fig. 24.	Example of WD operation leading a	
	decrement of the fault error counter (WD_	
	CNT_RFR = 6)	47
Fig. 25.	Fault error counter and FS0B deactivation	
	sequence (FLT_ERR_FS = 0 & WD_CNT_	
	ERR = 6)	
Fig. 26.	FS1B simplified architecture	
Fig. 27.	tDELAY operation	
Fig. 28.	Backup delay operation	
Fig. 29.	tDURATION operation	
Fig. 30.	Input voltage range	
Fig. 31.	Pre-regulator: buck configuration	
Fig. 32.	Pre-regulator: buck boost configuration	
Fig. 33.	Transition between buck and boost	54

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Fig. 34.	Buck configuration power-up and power-	
	down54	
Fig. 35.	Buck boost configuration power-up and	
	power-down55	
Fig. 36.	Behavior during cranking (buck	
	configuration)55	
Fig. 37.	Behavior during cranking (buck boost	
-	configuration)	
Fig. 38.	Description of light load conditions	
Fig. 39.	Input power feed forward principle	
Fig. 40.	Overcurrent and current limitation scheme58	
Fig. 41.	VPRE efficiency59	
Fig. 42.	VCORE buck regulator60	
Fig. 43.	Feedback core resistor bridge monitoring	
	(FCRBM)	
Fig. 44.	VCORE efficiency61	
Fig. 45.	VCORE linear regulator	
Fig. 46.	Example of VAUX used in tracker mode 64	
Fig. 47.	VAUX current limitation scheme with	
	foldback mechanism64	
Fig. 48.	VKAM start-up strategy65	
Fig. 49.	Power dissipation use case	
Fig. 50.	Power dissipation versus ICORE, ICCA, or	
-	IPRE	
Fig. 51.	Start-up scheme	
Fig. 52.	Long duration timer block diagram69	
Fig. 47. Fig. 48. Fig. 49. Fig. 50. Fig. 51.	VAUX current limitation scheme with foldback mechanism	

Fig. 53.	Long duration timer functions	70
Fig. 54.	Long duration timer state machine	
Fig. 55.	CAN simplified block diagram	
Fig. 56.	CAN timing diagram	
Fig. 57.	TXD dominant timeout detection	
Fig. 58.	Illustration of CANL short to GND detection	
	mechanism	
Fig. 59.	Overtemperature behavior	
Fig. 60.	Multiple pulse wake-up pattern illustration	
Fig. 61.	SPI overview	
Fig. 62.	MOSI /MISO SPI command organization	
Fig. 63.	MISO SPI bits 15:8	
Fig. 64.	MISO SPI bits 7:4	80
Fig. 65.	35FS6500 simplified application schematic	
	with CAN, FS1B, VKAM, buck/boost VPRE	
	configuration	128
Fig. 66.	35F4500 simplified application schematic	
	with CAN, IO_5, Buck only VPRE	
	configuration	129
Fig. 67.	VAUX/VCCA connection, deep fail-safe	
	enabled	130
Fig. 68.	VCCA connection, VAUX not used, deep	
	fail-safe disabled	130
Fig. 69.	VAUX not used, VCCA configuration up to	
	100 mA, deep fail-safe disabled	130

35FS4500-35FS6500-ASILD

Grade 0 safety power system basis chip with CAN flexible data transceiver

Contents

1 2 3 4 5 5 5.1 5.2 6 7 7 7.1 7.2 8 9 10 11 11.1	General description Features Applications Simplified application diagram Ordering information Part numbers definition Part numbers list Block diagram Pinning information Pinning Pin description Maximum ratings 1 Static electrical characteristics 1 Dynamic electrical characteristics 2 Functional pin description	1223 34 56 68 1326 6
11.2 11.3	Power supplies (VSUP1, VSUP2, VSUP3)2 VSENSE input (VSENSE)	
11.3	Pre-regulator (VPRE)2	
11.5	VCORE output (from 1.0 V to 5.0 V range)2	
11.6	VCCA output, 5.0 V or 3.3 V selectable2	
11.7	VAUX output, 5.0 V or 3.3 V selectable 2	
11.8	SELECT input pin2	
11.8.1	VCCA, VAUX voltage configuration	
11.8.2	Deep fail-safe configuration	
11.9	CAN_5V voltage regulator	
11.10 11.11	Interrupt (INTB)2 CANH, CANL, TXD, RXD2	9
11.11	TXD	
11.11.1	RXD	-
11.11.2	CANH and CANL	
11.11.0	Multiplexer output MUX_OUT	
11.13	I/O pins (I/O_0:I/O_5)	
11.14	SAFE output pins (FS0B, FS1B, RSTB)	
11.14.1	FS0B pin	
11.14.2	FS1B pin	
11.14.3	RSTB pin	
11.15	VPU_FS (fail-safe pull-up)	
11.16	DEBUG input (entering in debug mode)	
12	Functional device operation3	3
12.1	Mode and state description of the main	_
	state machine	
12.1.1	Buck or buck boost configuration	
12.1.2	VPRE on	
12.1.3	SELECT pin configuration	
12.1.4 12.1.5	VCORE/VAUX/VCCA on	
12.1.5	Normal	
12.1.0	Low-power mode off	
12.1.7	LPOFF - sleep	
12.1.7.2	LPOFF - auto WU	
12.1.7.3	LPOFF - deep FS	
12.1.7.4	Register configuration in LPOFF	5
12.1.7.5	ISO pulse in LPOFF	
12.2	Mode and state description of fail-safe state	
	machine	6
35FS4500-35FS6	S500 All information provided in thi	s docu

12.2.1	LBIST	36
12.2.2	Select pin configuration	
12.2.3	ABIST	
12.2.3.1	ABIST1	
12.2.3.2	ABIST2	.37
12.2.4	Release RSTB	.37
12.2.5	INIT_FS	.37
12.2.6	Normal WD	
12.2.7	Assert RSTB	.37
12.2.8	Assert FSxB and ABIST2	
12.3	Deep fail-safe state	
12.4	Functional state diagram	
12.5	Fail-safe machine	
12.5.1	Fail-safe machine state diagram	
12.5.2	Watchdog operation	.41
12.5.2.1	Normal operation (first watchdog refresh)	
12.5.2.2	Normal watchdog refresh	
12.5.2.3 12.5.2.4	Watchdog in debug mode Wrong watchdog refresh handling	
12.5.2.4	Watchdog error counter	
12.5.2.6	Watchdog refresh counter	
12.5.3	Fault error counter	
12.5.3.1	Fault error counter intermediate value	
12.5.3.2	Fault error counter at start-up or resuming	. 40
12.0.0.2	from LPOFF mode	.47
12.5.4	RESET (RSTB) activation	
12.5.5	Fail-safe output (FS0B) activation	
12.5.6	Fail-safe output (FS1B) activation	
12.5.6.1	tDELAY operation	
12.5.6.2	tDURATION operation	
12.5.7	Fail-safe outputs (FS0B and FS1B) release	
12.5.7.1	RELEASE_FSxB register	
12.5.8	SPI DED	
12.6	Input voltage range	
12.7	Power management operation	
12.7.1	VPRE voltage pre-regulator	
12.7.1.1	Power up and power down sequence	
12.7.1.2	Cranking management	
12.7.1.3	Light load condition	
12.7.1.4 12.7.1.5	Input power feed forward condition Overcurrent detection and current limitation	
12.7.1.5	VPRE voltage monitoring	
12.7.1.7	VPRE efficiency	
12.7.2	VCORE voltage regulator	
12.7.2.1	VCORE DC-DC converter	
12.7.2.2	Light load condition	
12.7.2.3	Current limitation	
12.7.2.4	Voltage monitoring	
12.7.2.5	VCORE efficiency	
12.7.2.6	VCORE linear regulator	
12.7.2.7	Current limitation	
12.7.2.8	Voltage monitoring	.62
12.7.3	Charge pump and bootstrap	
12.7.4	VCCA voltage regulator	
12.7.4.1	Current limitation	
12.7.4.2	Voltage monitoring	.63

Grade 0 safety power system basis chip with CAN flexible data transceiver

12.7.5	VAUX voltage regulator63
12.7.5	Current limitation
12.7.5.1	Voltage monitoring
12.7.6 12.7.7	CAN_5V voltage regulator65
	VKAM
12.7.8	Power dissipation
12.7.9	Start-up sequence
12.8	Long duration timer
12.8.1	Timer characteristics69
12.8.2	Calibration procedure69
12.8.3	Timer functions70
12.8.4	Timer operation71
12.9	CAN transceiver71
12.9.1	Operating modes72
12.9.1.1	Normal mode72
12.9.1.2	Sleep mode73
12.9.2	Fault detection73
12.9.2.1	TXD permanent dominant (timeout)
12.9.2.2	RXD permanent recessive
12.9.2.3	CAN bus short-circuits74
12.9.2.4	CAN current limitation
12.9.2.5	CAN overtemperature
12.9.2.6	Distinguish CAN diagnostics and CAN
12.3.2.0	errors
12.9.3	Wake-up mechanism
12.9.3	
	Multiple pulse detection
13	Serial peripheral interface
13.1	High level overview
13.1.1	SPI
13.1.2	Parity bit 8 calculation
13.1.3	Device status on MISO77
13.1.4	Register description78
13.2	Detailed operation78
13.2.1	SPI command organization78
13.2.2	Main logic general diagnostic79
13.2.3	Fail-safe logic general diagnostic
13.2.4	Main logic register address table81
13.2.5	Fail-safe logic register address table82
13.2.6	Secured SPI command82
13.3	Detail of main logic register mapping83
13.3.1	INIT_VREG83
13.3.2	INIT [_] WU184
13.3.3	INIT_WU285
13.3.4	INIT_INT
13.3.5	INIT_INH_INT
13.3.6	LONG_DURATION_TIMER
13.3.7	HW CONFIG
13.3.8	WU SOURCE
13.3.9	DEVICE _ID
13.3.10	IO INPUT
13.3.10	DIAG VPRE
13.3.12	DIAG_VCORE
13.3.13	DIAG_VCCA
13.3.14	DIAG_VAUX
13.3.15	DIAG_VSUP_VCAN
13.3.16	DIAG_CAN_198

13.3.17	DIAG CAN 2	99
13.3.18	DIAG SPI	
13.3.19	MODE	
13.3.20	REG MODE	
13.3.21	IO OUT AMUX	
13.3.21	CAN MODE	
13.3.22	LDT AFTER RUN 1	
13.3.23	LDT_AFTER_RUN_2	
13.3.24	LDT WAKE UP 1	
13.3.25	LDT_WAKE_UP_2	
13.3.20	LDT_WAKE_UP_3	100
13.3.27 13.4	Detail of fail-safe logic register mapping	107
13.4	INIT FS1B TIMING	
13.4.1	BIST	
13.4.2	INIT SUPERVISOR	
13.4.3	INIT_FAULT	
13.4.4	INIT_FAGET	110
13.4.5	INIT_F33M INIT_SF_IMPACT	111
13.4.0	WD WINDOW	112
13.4.7	WD_WINDOW	
13.4.8	WD_LFSR	
13.4.9	—	
	RELEASE_FSxB	
13.4.11	SF_OUTPUT_REQUEST	
13.4.12	INIT_WD_CNT	
13.4.13		
13.4.14	WD_COUNTER	
13.4.15	DIAG_SF_ERR	121
13.4.16	INIT_VCORE_OVUV_IMPACT	122
13.4.17	INIT_VCCA_OVUV_IMPACT	123
13.4.18	INIT_VAUX_OVUV_IMPACT	
13.4.19	DEVICE_ID_FS	125
14	List of interruptions and description	
15	Typical applications	
16	Packaging	
16.1	Package mechanical dimensions	
17	References	
18	Revision history	
	Legal information	137

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V.

All rights reserved.

For more information, please visit: https://www.nxp.com

xp.com Document feedback Date of release: 5 August 2024 Document identifier: 35FS4500-35FS6500