# 3N157,A (SILICON) 3N158,A



CASE 20 (TO-72)

P-channel silicon nitride passivated MOS field-effect enhancement mode transistors designed for chopper and switching application.



# MAXIMUM RATINGS

Rating	Symbol	3N157 3N158	3N157A 3N158A	Unit
Drain-Source Voltage	$v_{DS}$	35	50	Vdc
Drain-Gate Voltage	V <sub>DG</sub>	35	50	Vdc
Gate-Source Voltage	$v_{GS}$	50		Vdc
Drain Current	I <sub>D</sub>	30		mAdc
Total Device Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	PD	300 1.7		mW mW/°C
Operating Junction Temperature Range	$^{\mathrm{T}}_{\mathrm{J}}$	-65 to +175		°C
Storage Temperature Range	${ m T_{stg}}$	-65 to +200		°C

# HANDLING PRECAUTIONS:

MOS field-effect transistors have extremely high input resistance. They can be damaged by the accumulation of excess static charge. Avoid possible damage to the devices while handling, testing, or in actual operation, by following the procedures outlined below:

- 1. To avoid the build-up of static charge, the leads of the devices should remain shorted together with a metal ring except when being tested or used.
- 2. Avoid unnecessary handling. Pick up devices by the case instead of the leads.
- 3. Do not insert or remove devices from circuits with the power on because transient voltages may cause permanent damage to the devices.

Characteristic	:	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		<del>1</del>		<del></del>	I	L
Drain-Source Breakdown Voltage $(I_D = -10 \ \mu\text{Adc}, \ V_G = V_S = 0)$	3N157, 3N158 3N157A, 3N158A	V <sub>(BR)DSS</sub>	35 50		-	Vdc
Gate Reverse Current (V <sub>GS</sub> = +25 Vdc, V <sub>DS</sub> = 0)		I <sub>GSS</sub>	-	-	10	pAdc
Zero-Gate Voltage Drain Current $(v_{DS} = -15 \text{ Vdc}, v_{GS} = 0)$	3N157, 3N158 3N157A, 3N158A	I <sub>DSS</sub>	-	-	1.0 0.25	nAdc
$(V_{DS} = -35 \text{ Vdc}, V_{GS} = 0)$	3N157, 3N158		-	-	10	μAdc
$(V_{DS} = -50 \text{ Vdc}, V_{GS} = 0)$	3N157A, 3N158A		-	-	10	
Input Resistance (V <sub>GS</sub> = -25 Vdc)		R <sub>GS</sub>	-	1 x 10 <sup>+12</sup>	-	Ohms
ON CHARACTERISTICS						
Gate-Source Threshold Voltage $(V_{DS} = -15 \text{ Vdc}, I_{D} = -10 \mu\text{Adc})$	3N157, 3N157A 3N158, 3N158A	V <sub>GS(TH)</sub>	1.5	-	3.2 5.0	Vdc
Gate-Source Voltage $(V_{DS} = -15 \text{ Vdc}, I_{D} = -0.5 \text{ mAdc})$	3N157, 3N157A 3N158, 3N158A	v <sub>GS</sub>	1.5 -3.0	-	5.5 7.0	Vdc
Gate Forward Current (V <sub>GS</sub> = -25 Vdc, V <sub>DS</sub> = 0)		I <sub>G(f)</sub>	-	-	10	pAdc
$(V_{GS} = -25 \text{ Vdc}, V_{DS} = 0, T_A = +55^{\circ}$	C)	-	ļ	<u> </u>	10	nAdc
"ON" Drain Current $(V_{DS} = -15 \text{ Vdc}, V_{GS} = -10 \text{ Vdc})$		I <sub>D(on)</sub>	5.0		-	mAdc
SMALL-SIGNAL CHARACTERISTICS						
Forward Transfer Admittance ( $V_{DS} = -15 \text{ Vdc}$ , $I_D = -2.0 \text{ mAdc}$ , $f = (V_{DS} = -15 \text{ Vdc}$ , $V_{GS} = -15 \text{ Vdc}$ , $f = -15 \text{ Vdc}$		y <sub>fs</sub>	1000 1800	-	4000	μmhos
Output Admittance $(V_{DS} = -15 \text{ Vdc}, I_{D} = -2.0 \text{ mAdc}, f = -2.0 \text{ mAdc})$		y <sub>os</sub>	-	-	60	μmhos
Input Capacitance $(V_{DS} = -15 \text{ Vdc}, V_{GS} = 0, f = 140 \text{ kHz})$	(z)	C <sub>iss</sub>	-	-	5.0	pF
Reverse Transfer Capacitance $(V_{DS} = -15 \text{ Vdc}, V_{GS} = 0, f = 140 \text{ kHz})$	iz)	Crss	-	-	1.3	pF
Drain-Substrate Capacitance $(V_{D(sub)} = -10 \text{ Vdc}, f = 140 \text{ kHz})$		C <sub>d(sub)</sub>	_	-	4.0	pF
Noise Voltage (R <sub>S</sub> = 0, BW = 1.0 Hz,	- 100 Hg)	e <sub>n</sub>	-	300	-	$NV/_{\sqrt{Hz}}$
$V_{DS} = -15 \text{ Vdc}, I_{D} = -2.0 \text{ mAdc}, f = 0.0 \text{ mAdc}, f$			-	120	500	

FIGURE 1 - FORWARD TRANSCONDUCTANCE




FIGURE 2 - OUTPUT TRANSCONDUCTANCE




FIGURE 3 - FORWARD TRANSCONDUCTANCE




FIGURE 4 - BIAS CURVE




FIGURE 5 - "ON" DRAIN-SOURCE VOLTAGE





FIGURE 6 - EQUIVALENT INPUT NOISE VOLTAGE




### SWITCHING CHARACTERISTICS

 $(T_{\Delta} = 25^{\circ}C)$ 

FIGURE 7. - TURN-ON DELAY TIME

FIGURE 8 - RISE TIME








FIGURE 9 - TURN-OFF DELAY TIME


FIGURE 10 - FALL TIME






### FIGURE 11 - SWITCHING CIRCUIT and WAVEFORMS

The switching characteristics shown above were measured in a test circuit similar to Figure 11 At the beginning of the switching interval, the gate voltage is at ground and the gate-source capacitance ( $C_{gS} = C_{isS} - C_{rSS}$ ) has no charge. The drain voltage is at VDD, and thus the feedback capacitance ( $C_{rSS}$ ) is charged to VDD. Similarly, the drainsubstrate capacitance (Cd(sub)) is charged to VDD since the substrate and source are connected to ground.



During the turn-on interval,  $C_{gs}$  is charged to VGS (the input voltage) through RG (generator impedance) (Figure 12).  $C_{rs}$  must be discharged to VGS - VD(on) through RG and the parallel combination of the load resistor (RD) and the channel resistance ( r<sub>ds</sub>). In addition, C<sub>d</sub>(<sub>sub</sub>) is discharged to a low value (VD<sub>(on</sub>))through RD in parallel with r<sub>ds</sub>. During turn-off this charge flow is reversed.

Predicting turn-on time proves to be somewhat difficult since the channel resistance



909


-10 V

(  $r_{dS}$ ) is a function of the gate-source voltage (VGS). As Cgs becomes charged VGS is approaching V<sub>in</sub> and  $r_{dS}$  decreases (see Figure 5) and since Crss and Cd(sub) are charged through rds, turn-on time is quite non-linear. If the charging time of  $C_{gs}$  is short compared to that of  $C_{rss}$  and  $C_{d(sub)}$ , then  $r_{ds}$  (which is in parallel with  $R_D$ ) will be low compared to  $R_D$  during the switching interval

and will largely determine the turn-on time. On the other hand, during turn-off  $r_{GS}$  will be almost an open circuit requiring  $C_{TS}$  and  $C_{GS}$  ub be charged through  $R_{QS}$  and resulting in a turn-off time that is long compared to the turn-on time. This is especially noticeable for the curves where  $R_{QS} = 0$  and  $C_{QS}$  is charged through the pulse generator impedance of the curves where  $R_{QS} = 0$  and  $C_{QS}$  is charged through the pulse generator impedance. The switching curves shown with Rg=Rg simulate the switching behavior of cascade stages where the driving source impedance is normally the same as the load impedance stages where the driving source impedance are impedance from such as might occur

The set of curves with  $\widetilde{R}_G = 0$  simulates a low source impedance drive such as might occur in complementary logic circuits.

FIGURE 12 - SWITCHING CIRCUIT with MOSFET **EQUIVALENT MODEL** 



tf