

DATA SHEET

NEC

MOS INTEGRATED CIRCUIT

μ PD42S4210, 424210

**4 M-BIT DYNAMIC RAM
256K-WORD BY 16-BIT, HYPER PAGE MODE (EDO),
BYTE READ/WRITE MODE**

Description

The μ PD42S4210, 424210 are 262,144 words by 16 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S4210 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S4210, 424210 are packaged in 44-pin plastic TSOP (II) and 40-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 262,144 words by 16 bits organization
- Single power supply
 - +5.0 V \pm 10 % : μ PD42S4210-60-A, 424210-60-A, 42S4210-70, 424210-70
 - +5.0 V \pm 5 % : μ PD42S4210-60-G, 424210-60-G

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode (EDO) cycle time (MIN.)
μ PD42S4210-60-A, 424210-60-A	880 mW	60 ns	104 ns	25 ns
μ PD42S4210-60-G, 424210-60-G	840 mW	60 ns	104 ns	25 ns
μ PD42S4210-70, 424210-70	825 mW	70 ns	124 ns	30 ns

- The μ PD42S4210 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh


Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S4210-60-A	512 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh,	0.825 mW
μ PD42S4210-70		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh,	(CMOS level input)
μ PD42S4210-60-G	512 cycles/128 ms	RAS only refresh, Hidden refresh	0.7875 mW
μ PD424210-60-A		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh,	(CMOS level input)
μ PD424210-70		RAS only refresh,	5.5 mW
μ PD424210-60-G	512 cycles/8 ms	Hidden refresh	5.25 mW (CMOS level input)

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μ PD42S4210G5-60-A	60	44-pin plastic TSOP (II) (400 mil)	<u>CAS</u> before <u>RAS</u> self refresh
μ PD42S4210G5-60-G	60		<u>CAS</u> before <u>RAS</u> refresh
μ PD42S4210G5-70	70		<u>RAS</u> only refresh
μ PD42S4210LE-60-A	60	40-pin plastic SOJ (400 mil)	Hidden refresh
μ PD42S4210LE-60-G	60		
μ PD42S4210LE-70	70		
μ PD424210G5-60-A	60	44-pin plastic TSOP(II) (400 mil)	<u>CAS</u> before <u>RAS</u> refresh
μ PD424210G5-60-G	60		<u>RAS</u> only refresh
μ PD424210G5-70	70		Hidden refresh
μ PD424210LE-60-A	60	40-pin plastic SOJ (400 mil)	
μ PD424210LE-60-G	60		
μ PD424210LE-70	70		

Pin Configurations (Marking Side)

44-pin Plastic TSOP (II) (400 mil)




40-pin Plastic SOJ (400 mil)



- A0 to A8 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μ PD42S4210, 424210 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}^{\text{Note}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A8 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. <ul style="list-style-type: none">• $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
CAS (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A8 (Address inputs)	Input	Address bus. Input total 18-bit of address signal, upper 9-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word is selected from 262,144-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
WE (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
OE (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Note $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

2. The CAS cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose TRAC is 60 ns as an example, the CAS cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFF} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RH} must be met t_{WEZ} and t_{WEZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CH} is effective.

Electrical Specifications

- CAS means UCAS and LCAS.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than $100 \mu s$ (\overline{RAS} , \overline{CAS} inactive) and then, execute eight CAS before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-1.0 to +7.0	V
Supply voltage	V_{CC}		-1.0 to +7.0	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{STG}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}	μ PD42S4210-60-A, 424210-60-A	4.5	5.0	5.5	V
		μ PD42S4210-70, 424210-70				
		μ PD42S4210-60-G, 424210-60-G	4.75	5.0	5.25	
High level input voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low level input voltage	V_{IL}		-1.0		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25$ °C, $f = 1$ MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{II}	Address			5	pF
	C_{I2}	\overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}			7	
Data input/output capacitance	C_{IO}	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	I_{CC1}	RAS, CAS cycling	$t_{RAC} = 60 \text{ ns}$		160	mA	1, 2, 3
		$t_{RC} = t_{RC(\text{MIN.})}, I_o = 0 \text{ mA}$	$t_{RAC} = 70 \text{ ns}$		150		
Standby current current	I_{CC2}	RAS, CAS $\geq V_{IH(\text{MIN.})}$, $I_o = 0 \text{ mA}$			2.0	mA	
		RAS, CAS $\geq V_{CC} - 0.2 \text{ V}$, $I_o = 0 \text{ mA}$			0.15		
		RAS, CAS $\geq V_{IH(\text{MIN.})}$, $I_o = 0 \text{ mA}$			2.0		
		RAS, CAS $\geq V_{CC} - 0.2 \text{ V}$, $I_o = 0 \text{ mA}$			1.0		
RAS only refresh current	I_{CC3}	RAS cycling, CAS $\geq V_{IH(\text{MIN.})}$	$t_{RAC} = 60 \text{ ns}$		160	mA	1, 2, 3, 4
		$t_{RC} = t_{RC(\text{MIN.})}, I_o = 0 \text{ mA}$	$t_{RAC} = 70 \text{ ns}$		150		
Operating current (Hyper page mode (EDO))	I_{CC4}	RAS $\leq V_{IL(\text{MAX.})}$, CAS cycling	$t_{RAC} = 60 \text{ ns}$		160	mA	1, 2, 5
		$t_{HPC} = t_{HPC(\text{MIN.})}, I_o = 0 \text{ mA}$	$t_{RAC} = 70 \text{ ns}$		150		
CAS before RAS refresh current	I_{CC5}	RAS cycling	$t_{RAC} = 60 \text{ ns}$		160	mA	1, 2
		$t_{RC} = t_{RC(\text{MIN.})}, I_o = 0 \text{ mA}$	$t_{RAC} = 70 \text{ ns}$		150		
CAS before RAS long refresh current (512 cycles / 128 ms, only for the μ PD42S4210)	I_{CC6}	CAS before RAS refresh: $t_{RC} = 250.0 \mu\text{s}$ RAS, CAS: $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(\text{MAX.})}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$	$t_{RAS} \leq 200 \text{ ns}$		200	μA	1, 2
		Standby: RAS, CAS $\geq V_{CC} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} WE, OE: V_{IH} $I_o = 0 \text{ mA}$	$t_{RAS} \leq 1 \mu\text{s}$		300		
CAS before RAS self refresh current (only for the μ PD42S4210)	I_{CC7}	RAS, CAS : $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(\text{MAX.})}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$			150	μA	2
Input leakage current	I_{IL}	$V_i = 0 \text{ to } 5.5 \text{ V}$	μ PD42S4210-60-A, 424210-60-A μ PD42S4210-70, 424210-70	-10	+10	μA	
		$V_i = 0 \text{ to } 5.25 \text{ V}$	μ PD42S4210-60-G, 424210-60-G				
		All other pins not under test	= 0 V				
Output leakage current	I_{OL}	$V_o = 0 \text{ to } 5.5 \text{ V}$	μ PD42S4210-60-A, 424210-60-A μ PD42S4210-70, 424210-70	-10	+10	μA	
		$V_o = 0 \text{ to } 5.25 \text{ V}$	μ PD42S4210-60-G, 424210-60-G				
		Output in disabled (Hi-Z)					
High level output voltage	V_{OH}	$I_o = -5.0 \text{ mA}$	μ PD42S4210-60-A, 424210-60-A μ PD42S4210-70, 424210-70	2.4		V	
		$I_o = -0.1 \text{ mA}$	μ PD42S4210-60-G, 424210-60-G				
Low level output voltage	V_{OL}	$I_o = +4.2 \text{ mA}$	μ PD42S4210-60-A, 424210-60-A μ PD42S4210-70, 424210-70	0.4	V		
		$I_o = +0.1 \text{ mA}$	μ PD42S4210-60-G, 424210-60-G				

- Notes**
1. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{RCD}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{RAS} \leq V_{IL(\text{MAX.})}$ and $\overline{CAS} \geq V_{IH(\text{MIN.})}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)



AC Characteristics Test Conditions

(1) Input timing specification





(2) Output timing specification

- μ PD42S4210-60-A, 424210-60-A
- μ PD42S4210-60-G, 424210-60-G
- μ PD424210-70, 424210-70



(3) Output loading conditions

- μ PD42S4210-60-A, 424210-60-A
- μ PD42S4210-70, 424210-70
- μ PD42S4210-60-G, 424210-60-G



Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t _{RC}	104	—	124	—	ns	
RAS precharge time	t _{RP}	40	—	50	—	ns	
CAS precharge time	t _{C_PN}	10	—	10	—	ns	
RAS pulse width	t _{RAS}	60	10,000	70	10,000	ns	1
CAS pulse width	t _{CAS}	10	10,000	12	10,000	ns	
RAS hold time	t _{RSH}	10	—	12	—	ns	
CAS hold time	t _{C_SH}	40	—	50	—	ns	
RAS to CAS delay time	t _{RC_D}	14	45	14	50	ns	2
RAS to column address delay time	t _{RA_D}	12	30	12	35	ns	2
CAS to RAS precharge time	t _{CR_P}	5	—	5	—	ns	3
Row address setup time	t _{ASR}	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	ns	
Column address hold time	t _{CAH}	10	—	12	—	ns	
OE lead time referenced to RAS	t _{OES}	0	—	0	—	ns	
CAS to data setup time	t _{CLZ}	0	—	0	—	ns	
OE to data setup time	t _{OLZ}	0	—	0	—	ns	
OE to data delay time	t _{OED}	13	—	15	—	ns	
Masked byte write hold time referenced to RAS	t _{MRH}	0	—	0	—	ns	
Transition time (rise and fall)	t _T	1	50	1	50	ns	
Refresh time	μ PD42S4210	t _{REF}	—	128	—	128	ms
			—	8	—	8	ms

Notes 1. In CAS before RAS refresh cycles, t_{RAS(MAX.)} is 100 μ s.

If 10 μ s \leq t_{RAS} < 100 μ s, RAS precharge time for CAS before RAS self refresh (t_{RP}) is applied.

2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
t _{RAD} \leq t _{RA_D} (MAX.) and t _{RC_D} \leq t _{RC_D} (MAX.)	t _{RAC} (MAX.)	t _{RAC} (MAX.)
t _{RAD} > t _{RA_D} (MAX.) and t _{RC_D} \leq t _{RC_D} (MAX.)	t _{AA} (MAX.)	t _{RAD} + t _{AA} (MAX.)
t _{RC_D} > t _{RC_D} (MAX.)	t _{CA_C} (MAX.)	t _{RC_D} + t _{CA_C} (MAX.)

t_{RAD} (MAX.) and t_{RC_D} (MAX.) are specified as reference points only ; they are not restrictive operating parameters.

They are used to determine which access time (t_{RAC}, t_{AA} or t_{CA_C}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} \geq t_{RA_D} (MAX.) and t_{RC_D} \geq t_{RC_D} (MAX.) will not cause any operation problems.

3. t_{CR_P} (MIN.) requirement is applied to RAS, CAS cycles.

4. This specification is applied only to the μ PD42S4210.

Read Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access time from <u>RAS</u>	t _{RAC}	—	60	—	70	ns	1
Access time from <u>CAS</u>	t _{CAC}	—	15	—	20	ns	1
Access time from column address	t _{AA}	—	30	—	35	ns	1
Access time from <u>OE</u>	t _{OA}	—	15	—	20	ns	
Column address lead time referenced to <u>RAS</u>	t _{RL}	30	—	35	—	ns	
Read command setup time	t _{RCSS}	0	—	0	—	ns	
Read command hold time referenced to <u>RAS</u>	t _{RRH}	0	—	0	—	ns	2
Read command hold time referenced to <u>CAS</u>	t _{RCCH}	0	—	0	—	ns	2
Output buffer turn-off delay time from <u>OE</u>	t _{OZ}	0	15	0	15	ns	3
CAS hold time to <u>OE</u>	t _{CHO}	5	—	5	—	ns	

Notes 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from <u>RAS</u>
t _{RAD} ≤ t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{RAC} (MAX.)	t _{RAC} (MAX.)
t _{RAD} > t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{AA} (MAX.)	t _{RAD} + t _{AA} (MAX.)
t _{RCD} > t _{RCD} (MAX.)	t _{CAC} (MAX.)	t _{RCD} + t _{CAC} (MAX.)

t_{RAD} (MAX.) and t_{RCD} (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} ≥ t_{RAD} (MAX.) and t_{RCD} ≥ t_{RCD} (MAX.) will not cause any operation problems.

2. Either t_{RCCH} (MIN.) or t_{RRH} (MIN.) should be met in read cycles.
3. t_{OZ}(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
WE hold time referenced to CAS	t _{WCH}	10	—	10	—	ns	1
WE pulse width	t _{WP}	10	—	10	—	ns	1
WE lead time referenced to RAS	t _{RWL}	10	—	12	—	ns	
WE lead time referenced to CAS	t _{CWL}	10	—	12	—	ns	
WE setup time	t _{WCS}	0	—	0	—	ns	2
OE hold time	t _{OEH}	0	—	0	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	ns	3
Data-in hold time	t _{DH}	10	—	10	—	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} \geq t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t _{RWC}	133	—	157	—	ns	
RAS to WE delay time	t _{RWD}	77	—	89	—	ns	1
CAS to WE delay time	t _{CWD}	32	—	37	—	ns	1
Column address to WE delay time	t _{AWD}	47	—	54	—	ns	1

- Note**
1. If t_{WCS} \geq t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} \geq t_{RWD} (MIN.), t_{CWD} \geq t_{CWD} (MIN.), t_{AWD} \geq t_{AWD} (MIN.) and t_{CPWD} \geq t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX		
Read / Write cycle time	t _{HPC}	25	—	30	—	ns	1
RAS pulse width	t _{RASP}	60	125,000	70	125,000	ns	
CAS pulse width	t _{HCAS}	10	10,000	12	10,000	ns	
CAS precharge time	t _{CP}	10	—	10	—	ns	
Access time from CAS precharge	t _{ACP}	—	35	—	40	ns	
CAS precharge to WE delay time	t _{CPWD}	52	—	59	—	ns	2
RAS hold time from CAS precharge	t _{RHCP}	35	—	40	—	ns	
Read modify write cycle time	t _{HPRWC}	66	—	75	—	ns	
Data output hold time	t _{DHC}	5	—	5	—	ns	
OE to CAS hold time	t _{OCH}	5	—	5	—	ns	4
OE precharge time	t _{OEP}	5	—	5	—	ns	
Output buffer turn-off delay from WE	t _{WEZ}	0	13	0	15	ns	3,4
WE pulse width	t _{WPZ}	10	—	10	—	ns	4
Output buffer turn-off delay from RAS	t _{OFR}	0	13	0	15	ns	3,4
Output buffer turn-off delay from CAS	t _{OFC}	0	13	0	15	ns	3,4

Notes 1. t_{HPC} (MIN.) is applied to CAS access.

2. If twcs \geq twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd \geq trwd (MIN.), tcwd \geq tcwd (MIN.), tawd \geq tawd (MIN.) and tcpwd \geq tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. tofc (MAX.), tofr (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.

- (1) Both RAS and CAS are inactive (at the end of the read cycle)

WE: inactive, OE: active

tofc is effective when RAS is inactivated before CAS is inactivated.

tofr is effective when CAS is inactivated before RAS is inactivated.

- (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)

WE, OE: inactive toez is effective.

- (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE: active and either trrh or trch must be met twez and twpz are effective.

- (4) WE: inactive (in read cycle)

CAS: inactive, OE: active tcho is effective.


CAS, OE: active toch is effective.

Refresh Cycle


Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS setup time	t _{CSR}	5	—	5	—	ns	
CAS hold time (CAS before RAS refresh)	t _{CHR}	10	—	10	—	ns	
RAS precharge CAS hold time	t _{RPC}	5	—	5	—	ns	
RAS pulse width (CAS before RAS self refresh)	t _{RASS}	100	—	100	—	μ s	1
RAS precharge time (CAS before RAS self refresh)	t _{RPS}	110	—	130	—	ns	1
CAS hold time (CAS before RAS self refresh)	t _{CHS}	-50	—	-50	—	ns	1
WE hold time	t _{WHR}	15	—	15	—	ns	

Note 1. This specification is applied only to the μ PD42S4210.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark \overline{OE} , L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Hyper Page Mode (EDO) Read Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Byte Read Cycle




Remark

1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Hyper Page Mode (EDO) Read Cycle (WE Control)


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Read Cycle (OE Control)



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Hyper Page Mode (EDO) Early Write Cycle



Remarks 1. \overline{OE} : Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Hyper Page Mode (EDO) Byte Early Write Cycle



Remarks 1. OE: Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
3. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Hyper Page Mode (EDO) Late Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Byte Late Write Cycle




- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
 2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Hyper Page Mode (EDO) Read Modify Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Hyper Page Mode (EDO) Byte Read Modify Write Cycle




Remarks

1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S4210)

Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 512 times within an 8 ms interval just before and after setting CAS before RAS self refresh.


(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 512 times within an 8 ms interval just before and after setting CAS before RAS self refresh.


(3) If t_{RASS(MIN.)} is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied.
And refresh cycles (512/128 ms) should be met.

For details, please refer to **How to use DRAM User's Manual**.


CAS Before RAS Refresh Cycle

Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z


RAS Only Refresh Cycle

Remark \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

44 PIN PLASTIC TSOP(II) (400 mil)





NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.63 MAX.	0.734 MAX.
B	0.93 MAX.	0.037 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	0.013 ± 0.003
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.13	0.005
N	0.10	0.004
P	$3^{\circ} +7^{\circ}_{-3^{\circ}}$	$3^{\circ} +7^{\circ}_{-3^{\circ}}$

S44G5-80-7JF4

40 PIN PLASTIC SOJ (400 mil)

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	$26.29^{+0.2}_{-0.35}$	$1.035^{+0.008}_{-0.014}$
C	10.16	0.400
D	11.18 ± 0.2	0.440 ± 0.008
E	1.08 ± 0.15	$0.043^{+0.006}_{-0.007}$
F	0.7	0.028
G	3.5 ± 0.2	0.138 ± 0.008
H	2.4 ± 0.2	$0.094^{+0.009}_{-0.008}$
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40 ± 0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	9.40 ± 0.20	0.370 ± 0.008
Q	0.15	0.006
T	R0.85	R0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

P40LE-400A-2

Recommended Soldering Conditions**Types of Surface Mount Device**

μ PD42S4210G5, 424210G5: 44-pin plastic TSOP (II) (400 mil)
 μ PD42S4210LE, 424210LE: 40-pin plastic SOJ (400 mil)