## **Power MOSFET 45 Amps, 60 Volts** N–Channel TO–220 and D<sup>2</sup>PAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

### Features

- Higher Current Rating
- Lower R<sub>DS(on)</sub>
- Lower V<sub>DS(on)</sub>
- Lower Capacitances
- Lower Total Gate Charge
- Tighter VSD Specification
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

### **Typical Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain–to–Gate Voltage ( $R_{GS}$ = 10 M $\Omega$ )	VDGR	60	Vdc
Gate-to-Source Voltage			Vdc
– Continuous	VGS	±20	
– Non–Repetitive (t <sub>p</sub> ≤ 10 ms)	VGS	± 30	
Drain Current			
– Continuous @ $T_A = 25^{\circ}C$	ID	45	Adc
– Continuous @ T <sub>A</sub> = 100°C	ID	30	
– Single Pulse ( $t_p \le 10 \ \mu s$ )	IDM	150	Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C	PD	125	W
Derate above 25°C		0.83	W/°C
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 1.)		3.2	W
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 2.)		2.4	W
Operating and Storage Temperature Range	TJ, T <sub>stq</sub>	-55 to	°C
	Ū	+175	
Single Pulse Drain-to-Source Avalanche	EAS	240	mJ
Energy – Starting $T_J = 25^{\circ}C$	_		
$(V_{DD} = 50 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, \text{RG} = 25 \Omega,$			
$I_{L(pk)}$ = 40 A, L = 0.3 mH, $V_{DS}$ = 60 Vdc)			

1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).

2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).



### ON Semiconductor"

http://onsemi.com

45 AMPERES 60 VOLTS RDS(on) = 26 mΩ



#### **ORDERING INFORMATION**

Device	Package	Shipping
NTP45N06	TO-220AB	50 Units/Rail
NTB45N06	D <sup>2</sup> PAK	50 Units/Rail
NTB45N06T4	D <sup>2</sup> PAK	800/Tape & Reel

### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Rating	Symbol	Value	Unit
Thermal Resistance – Junction-to-Case – Junction-to-Ambient (Note 3.) – Junction-to-Ambient (Note 4.)	R <sub>θ</sub> JC R <sub>θ</sub> JA R <sub>θ</sub> JA	1.2 46.8 63.2	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	тլ	260	°C

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

С	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain–to–Source Breakdown V (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAd Temperature Coefficient (Positi	V <sub>(BR)</sub> DSS	60 -	70 57		Vdc mV/°C	
Zero Gate Voltage Drain Curre ( $V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$ ( $V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$	nt c) c, TJ = 150°C)	IDSS			1.0 10	μAdc
Gate-Body Leakage Current (\	$/_{GS} = \pm 20 \text{ Vdc}, \text{ V}_{DS} = 0 \text{ Vdc})$	IGSS	-	-	±100	nAdc
ON CHARACTERISTICS (Note	5.)					
Gate Threshold Voltage (Note $V_{DS} = V_{GS}$ , $I_D = 250 \mu$ Adc Threshold Temperature Coefficient	5.) ) ient (Negative)	VGS(th)	2.0	2.8 7.2	4.0	Vdc mV/°C
Static Drain-to-Source On-Re (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 22.5 Ac	sistance (Note 5.) Ic)	R <sub>DS(on)</sub>	_	21	26	mOhm
Static Drain-to-Source On-Vo (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 45 Adc (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 22.5 Adc	V <sub>DS(on)</sub>		0.93 0.93	1.4	Vdc	
Forward Transconductance (No	ote 5.) (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 12 Adc)	9FS	-	16.6	-	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	1224	1725	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>OSS</sub>	-	345	485	
Transfer Capacitance	, ,	C <sub>rss</sub>	-	76	160	
SWITCHING CHARACTERISTIC	<b>CS</b> (Note 6.)			_		
Turn–On Delay Time		<sup>t</sup> d(on)	-	10	25	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_{D} = 45 \text{ Adc},$	tr	-	101	200	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_{G} = 9.1 \Omega$ (Note 5.)	<sup>t</sup> d(off)	-	33	70	
Fall Time		t <sub>f</sub>	-	106	220	
Gate Charge		QT	-	33	46	nC
	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 45 Adc, V <sub>CS</sub> = 10 Vdc) (Note 5.)	Q <sub>1</sub>	-	6.4	-	]
		Q <sub>2</sub>	-	15	-	
SOURCE-DRAIN DIODE CHAR	ACTERISTICS					
Forward On–Voltage	$(I_{S} = 45 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 5.)}$ $(I_{S} = 45 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$	V <sub>SD</sub>		1.08 0.93	1.2 -	Vdc
Reverse Recovery Time		t <sub>rr</sub>	-	53.1	-	ns
	(I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc, dIs/dt = 100 A/us) (Note 5.)	ta	-	36	-	
		tb	-	16.9	-	
Reverse Recovery Stored Cha	Q <sub>RR</sub>	-	0.087	-	μC	

3. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).

4. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).

5. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%.

6. Switching characteristics are independent of operating junction temperatures.









http://onsemi.com 5

### PACKAGE DIMENSIONS

TO-220 THREE-LEAD TO-220AB CASE 221A-09 **ISSUE AA** 



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
Ν	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045		1.15	
Z		0.080		2.04

STYLE 5: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

### PACKAGE DIMENSIONS

D<sup>2</sup>PAK CASE 418B-03 ISSUE D



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
С	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
Е	0.045	0.055	1.14	1.40
G	0.100 BSC		2.54 BSC	
Н	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
۷	0.045	0.055	1.14	1.40

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

#### http://onsemi.com 7

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

- German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET) Email: ONlit–german@hibbertco.com French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
- Email: ONlit-french@hibbertco.com English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)
- Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781 \*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com Toll–Free from Mexico: Dial 01–800–288–2872 for Access –

then Dial 866–297–9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.