





Product Summary

N-Channel $V_{DS} = 30V$ $I_D = 8A$ ($V_{GS}=10V$) $R_{DS(ON)}$ < 20mΩ ($V_{GS}=10V$)< 28mΩ ($V_{GS}=4.5V$)**P-Channel** $-30V$ $-7A$ ($V_{GS}=-10V$) $R_{DS(ON)}$ < 22mΩ ($V_{GS}=-10V$)< 40mΩ ($V_{GS}=-4.5V$)

SOIC-8

Top View



n-channel

p-channel

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Max n-channel	Max p-channel	Units
Drain-Source Voltage	V_{DS}	30	-30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current ^A	I_D	8	-7	A
Pulsed Drain Current ^C	I_{DM}	40	-40	
Avalanche Current ^C	I_{AS}, I_{AR}	19	27	A
Avalanche energy $L=0.1mH$ ^C	E_{AS}, E_{AR}	18	36	mJ
Power Dissipation ^B	P_D	2	2	W
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	48	62.5	°C/W
Maximum Junction-to-Ambient ^{A,D}		74	90	°C/W
Maximum Junction-to-Lead	$R_{\theta JL}$	32	40	°C/W

N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}$, $V_{GS}=0\text{V}$			1	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}$, $V_{GS}=\pm16\text{V}$			10	μA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ $I_D=250\mu\text{A}$	1.2	1.8	2.4	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}$, $V_{DS}=5\text{V}$	40			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$, $I_D=8\text{A}$		16.5	22	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$, $I_D=6\text{A}$		19.5	32	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}$, $I_D=8\text{A}$		30		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}$, $V_{GS}=0\text{V}$		0.75	1	V
I_S	Maximum Body-Diode Continuous Current				2.5	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}$, $V_{DS}=15\text{V}$, $f=1\text{MHz}$	600	740	888	pF
C_{oss}	Output Capacitance		77	110	145	pF
C_{rss}	Reverse Transfer Capacitance		50	82	115	pF
R_g	Gate resistance	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V}$, $f=1\text{MHz}$	0.5	1.1	1.7	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}$, $V_{DS}=15\text{V}$, $I_D=8\text{A}$	12	15	18	nC
$Q_g(4.5\text{V})$	Total Gate Charge		6	7.5	9	nC
Q_{gs}	Gate Source Charge			2.5		nC
Q_{gd}	Gate Drain Charge			3		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}$, $V_{DS}=15\text{V}$, $R_L=1.8\Omega$, $R_{\text{GEN}}=3\Omega$		5		ns
t_r	Turn-On Rise Time			3.5		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			19		ns
t_f	Turn-Off Fall Time			3.5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=8\text{A}$, $dI/dt=500\text{A}/\mu\text{s}$	6	8	10	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=8\text{A}$, $dI/dt=500\text{A}/\mu\text{s}$	14	18	22	nC

A. The value of R_{JJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using $\leq 10\text{s}$ junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{JJA} is the sum of the thermal impedance from junction to lead R_{JUL} and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

N-Channel: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)










Figure 6: Body-Diode Characteristics (Note E)


N-Channel: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



P-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=-250\mu\text{A}, V_{GS}=0\text{V}$	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-30\text{V}, V_{GS}=0\text{V}$			-1	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu\text{A}$	-1.4	-2.0	-2.5	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=-10\text{V}, V_{DS}=-5\text{V}$	-40			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=-10\text{V}, I_D=-7\text{A}$		26	32	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}, I_D=-3.5\text{A}$		39	45	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=-5\text{V}, I_D=-7\text{A}$		24		S
V_{SD}	Diode Forward Voltage	$I_S=-1\text{A}, V_{GS}=0\text{V}$		-0.75	-1	V
I_S	Maximum Body-Diode Continuous Current				-2.5	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=-15\text{V}, f=1\text{MHz}$	830	1040	1250	pF
C_{oss}	Output Capacitance		125	180	235	pF
C_{rss}	Reverse Transfer Capacitance		75	125	175	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	2	4	6	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=-15\text{V}, I_D=-7\text{A}$	15	19	23	nC
$Q_g(4.5\text{V})$	Total Gate Charge		7.5	9.6	12	nC
Q_{gs}	Gate Source Charge			3.6		nC
Q_{gd}	Gate Drain Charge			4.6		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=-15\text{V}, R_L=2.2\Omega, R_{\text{GEN}}=3\Omega$		10		ns
t_r	Turn-On Rise Time			5.5		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			26		ns
t_f	Turn-Off Fall Time			9		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=-7\text{A}, dI/dt=500\text{A}/\mu\text{s}$		11.5	15	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=-7\text{A}, dI/dt=500\text{A}/\mu\text{s}$		25	32.5	nC

A. The value of R_{JJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using $\leq 10\text{s}$ junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{JJA} is the sum of the thermal impedance from junction to lead $R_{J\text{L}}$ and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

P-Channel: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)










Figure 6: Body-Diode Characteristics (Note E)

P-Channel: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

