54AC11534 ... JT PACKAGE 74AC11534 ... DW OR NT PACKAGE

SCAS037A - JULY 1987 - REVISED APRIL 1993

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus Driving Inverting Outputs
- Full Parallel Access for Loading
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These eight flip-flops feature 3-state outputs designed for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'AC11534 are edgetriggered, D-type flip-flops. On the positive transition of the clock, the \overline{Q} outputs are set to the complement of the logic levels at the D inputs. The 'AC11534 is functionally equivalent to the 'AC11374 except for having inverted outputs.

An output-control input (\overline{OC}) is used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control (\overline{OC}) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 54AC11534 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11534 is characterized for operation from -40° C to 85°C.

54AC11534 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each filp-flop)


	INPUTS				
OC	CLK	D	Q		
L	\uparrow	Н	L		
L	\uparrow	L	н		
L	L	Х	\overline{Q}_0		
Н	Х	Х	Z		

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SCAS037A - JULY 1987 - REVISED APRIL 1993

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, VI (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	± 50 mA
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	–65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



54AC11534, 74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS037A – JULY 1987 – REVISED APRIL 1993

recommended operating conditions

			54	4AC1153	4	74AC11534			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	3	5	5.5	V
		$V_{CC} = 3 V$	2.1			2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		$V_{CC} = 3 V$			0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35			1.35	V
		V _{CC} = 5.5 V			1.65			1.65	
VI	Input voltage		0		Vcc	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 3 V			- 4			- 4	
ЮН	High-level output current	V _{CC} = 4.5 V			- 24			- 24	mA
		V _{CC} = 5.5 V			-24			-24	
		$V_{CC} = 3 V$			12			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24			24	mA
		V _{CC} = 5.5 V			24			24	
Δt/Δv	Innut transition rise or fell rate	OC	0		5	0		5	ma/\/
Δι/Δν	Input transition rise or fall rate	D	0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vee	Т	₄ = 25°C		54AC	11534	74AC11534		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Veu	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.4		2.48		v
VOH	I _{OH} = - 24 mA	4.5 V	3.94			3.7		3.8		v
	-	5.5 V	4.94			4.7		4.8		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
		3 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
		5.5 V			0.1		0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	v
		5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
loz	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		± 10		± 5	μΑ
Ц	$V_{I} = V_{CC}$ or GND	5.5 V			± 0.1		± 1		± 1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		160		80	μA
Ci	$V_I = V_{CC}$ or GND	5 V		4						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		10						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



SCAS037A - JULY 1987 - REVISED APRIL 1993

timing requirements, V_{CC} = 3.3 V \pm 0.3 V (see Figure 1)

		T _A = 25°C		T _A = 25°C 54AC11534		74AC1	1534	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	50	0	50	0	50	MHz
tw	Pulse duration, CLK low or CLK high	10		10		10		ns
t _{su}	Setup time, data before CLK \uparrow	3.5		3.5		3.5		ns
th	Hold time, data after CLK \uparrow	5.5		5.5		5.5		ns

timing requirements, V_{CC} = 5 V \pm 0.5 V (see Figure 1)

		T _A = 25°C		T _A = 25°C		→ = 25°C 54AC11534		74AC11534		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
fclock	Clock frequency	0	75	0	75	0	75	MHz		
t _W	Pulse duration, CLK low or CLK high	6.5		6.5		6.5		ns		
t _{su}	Setup time, data before CLK \uparrow	3.5		3.5		3.5		ns		
th	Hold time, data after CLK \uparrow	4.5		4.5		4.5		ns		

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	ς = 25°C	;	54AC1	11534	74AC1	1534	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			50	75		50		50		MHz
^t PLH	CLK	IQ	1.5	11	15.3	1.5	19.1	1.5	17.6	20
^t PHL		Q	1.5	11	15.7	1.5	19	1.5	17.7	ns
^t PZH	0	ā	1.5	9	12.8	1.5	15.8	1.5	14.6	ns
^t PZL	<u>oc</u>		1.5	9	12.6	1.5	15.6	1.5	14.3	115
^t PHZ	<u>oc</u>	Q	1.5	10	12.6	1.5	13.8	1.5	13.3	20
^t PLZ	00	Ŷ	1.5	8	13	1.5	14.2	1.5	13.8	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Т	ן = 25°C	;	54AC1	1534	74AC1	1534	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			75	100		75		75		MHz
^t PLH	CLK	Q	1.5	7	10.3	1.5	12.7	1.5	11.7	ns
^t PHL		Q	1.5	7	10.7	1.5	13.2	1.5	12.1	115
^t PZH		Q	1.5	6	9.2	1.5	11.2	1.5	10.4	ns
^t PZL	<u>oc</u>		1.5	6	9.2	1.5	11.3	1.5	10.4	115
^t PHZ	<u>oc</u>	Q	1.5	9	11.1	1.5	11.9	1.5	11.6	200
^t PLZ		Q	1.5	6	8.8	1.5	9.6	1.5	9.2	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	TYP	UNIT
C _{pd}	Dewer dissinction consoltance nor flip flop	Outputs enabled	Cı = 50 pF. f = 1 MHz	75	рF
	Power dissipation capacitance per flip-flop	Outputs disabled	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	65	



SCAS037A - JULY 1987 - REVISED APRIL 1993



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_r = 3 ns, t_f = 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated