

54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES

SCAS028A – D2957, JULY 1987 – REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These devices contain three independent 3-input AND gates. They perform the Boolean functions $Y = A \cdot B \cdot C$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The 54ACT11011 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74ACT11011 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

| INPUTS | | | OUTPUT |
|--------|---|---|--------|
| A | B | C | Y |
| H | H | H | H |
| L | X | X | L |
| X | L | X | L |
| X | X | L | L |

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for the D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated.

54ACT11011 . . . J PACKAGE
74ACT11011 . . . D OR N PACKAGE
(TOP VIEW)




54ACT11011 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

logic diagram (positive logic)



54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES

SCAS028A – D2957, JULY 1987 – REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|--|----------------------------|
| Supply voltage range, V_{CC} | -0.5 V to 7 V |
| Input voltage range, V_I (see Note 1) | -0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, V_O (see Note 1) | -0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) | ± 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ± 50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ± 50 mA |
| Continuous current through V_{CC} or GND | ± 100 mA |
| Storage temperature range | -65°C to 150°C |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

| | | 54ACT11011 | | 74ACT11011 | | UNIT |
|---------------------|------------------------------------|------------|----------|------------|----------|------|
| | | MIN | MAX | MIN | MAX | |
| V_{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V_{IH} | High-level input voltage | 2 | | 2 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| V_I | Input voltage | 0 | V_{CC} | 0 | V_{CC} | V |
| V_O | Output voltage | 0 | V_{CC} | 0 | V_{CC} | V |
| I_{OH} | High-level output current | | -24 | | -24 | mA |
| I_{OL} | Low-level output current | | 24 | | 24 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0 | 10 | 0 | 10 | ns/V |
| T_A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V_{CC} | $T_A = 25^\circ\text{C}$ | | | 54ACT11011 | | 74ACT11011 | | UNIT |
|------------------------------------|--|----------|--------------------------|-----------|---------|------------|---------|---------------|-----|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| V_{OH} | $I_{OH} = -50 \mu\text{A}$ | 4.5 V | 4.4 | | 4.4 | | 4.4 | | V | |
| | | 5.5 V | 5.4 | | 5.4 | | 5.4 | | | |
| | $I_{OH} = -24 \text{ mA}$ | 4.5 V | 3.94 | | 3.7 | | 3.8 | | | |
| | | 5.5 V | 4.94 | | 4.7 | | 4.8 | | | |
| | $I_{OH} = -50 \text{ mA}^\ddagger$ | 5.5 V | | | 3.85 | | | | | |
| $I_{OH} = -75 \text{ mA}^\ddagger$ | 5.5 V | | | | | 3.85 | | | | |
| V_{OL} | $I_{OL} = 50 \mu\text{A}$ | 4.5 V | | 0.1 | 0.1 | | 0.1 | | V | |
| | | 5.5 V | | 0.1 | 0.1 | | 0.1 | | | |
| | $I_{OL} = 24 \text{ mA}$ | 4.5 V | | 0.36 | 0.5 | | 0.44 | | | |
| | | 5.5 V | | 0.36 | 0.5 | | 0.44 | | | |
| | $I_{OL} = 50 \text{ mA}^\ddagger$ | 5.5 V | | | 1.65 | | | | | |
| $I_{OL} = 75 \text{ mA}^\ddagger$ | 5.5 V | | | | | 1.65 | | | | |
| I_I | $V_I = V_{CC}$ or GND | 5.5 V | | ± 0.1 | ± 1 | | ± 1 | μA | | |
| I_{CC} | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | 4 | 80 | | 40 | μA | | |
| ΔI_{CC}^\S | One input at 3.4 V, Other inputs at GND or V_{CC} | 5.5 V | | 0.9 | 1 | | 1 | mA | | |
| C_i | $V_I = V_{CC}$ or GND | 5 V | | 3.5 | | | | pF | | |

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC} .



54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES

SCAS028A – D2957, JULY 1987 – REVISED APRIL 1993


switching characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $T_A = 25^\circ\text{C}$ | | | 54ACT11011 | | 74ACT11011 | | UNIT |
|-----------|--------------|-------------|--------------------------|-----|-----|------------|------|------------|-----|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t_{PLH} | A, B, or C | Y | 1.5 | 6.5 | 8.6 | 1.5 | 10.2 | 1.5 | 9.6 | ns |
| t_{PHL} | | | 1.5 | 5.5 | 7.9 | 1.5 | 9.2 | 1.5 | 8.7 | |

operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|---|---|-----|------|
| C_{pd} Power dissipation capacitance per gate | $C_L = 50\text{ pF}$, $f = 1\text{ MHz}$ | 28 | pF |

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r = 3\text{ ns}$, $t_f = 3\text{ ns}$.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.