
SCAS238A - MAY 1992 - REVISED APRIL 1996

- Members of the Texas Instruments Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

### description

The 'ACT16474 are noninverting 18-bit registered bus transceivers composed of two 9-bit sections with separate control signals. For either 9-bit transceiver section, data flow in the A-to-B mode is controlled by output-enable (1OEAB or 2OEAB) and clock (1CLKAB or 2CLKAB) inputs. When 1OEAB or 2OEAB is low, the corresponding outputs are active (high or low) and take on either the current data on low-to-high transition of 1CLKAB or 2CLKAB or the previously stored data if 1CLKAB or 2CLKAB is low.

54ACT16474...WD PACKAGE 74ACT16474...DL PACKAGE (TOP VIEW)



When 1 OEAB or 2 OEAB is high, the corresponding outputs are in the high-impedance state. 1 OEAB or 2 OEAB does not affect the operation on the internal registers. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Data flow from B to A is similar, but uses 10EBA and/or 20EBA and 1CLKBA and/or 2CLKBA.

The 74ACT16474 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16474 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16474 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




SCAS238A - MAY 1992 - REVISED APRIL 1996

### **FUNCTION TABLE**†

ı	OUTPUT		
CLKAB	OEAB	Α	В
Х	Н	Χ	Z
L	L	Χ	в <sub>0</sub> ‡
1	L	Н	Н
1	L	L	L

<sup>&</sup>lt;sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses CLKBA, and OEBA.

## logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




<sup>‡</sup>Output level before the indicated steadystate input conditions were established

## logic diagram (positive logic)



To Eight Other Channels





### 54ACT16474, 74ACT16474 18-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS238A - MAY 1992 - REVISED APRIL 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5$ to $V_{CC} + 0.5$ V
Input voltage range, V <sub>O</sub> (see Note 1)	
Input clamp current, $I_{ K }(V_{ C } < 0 \text{ or } V_{ C } > V_{ C })$	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±450 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

		54ACT16474		74ACT16474			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		7	2			V
V <sub>IL</sub>	Low-level input voltage		3	0.8			0.8	V
٧ <sub>I</sub>	Input voltage	0	PAE	VCC	0		VCC	V
٧o	Output voltage	0	7	VCC	0		VCC	V
ІОН	High-level output current		3	-24			-24	mA
lOL	Low-level output current	, c	7	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	<del>-</del> 55		125	-40		85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

SCAS238A - MAY 1992 - REVISED APRIL 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		PARAMETER TEST CONDITIONS		T,	<sub>A</sub> = 25°C		54ACT16474		74ACT16474		UNIT	
	KAWETEK	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		Jan - 50 u A	4.5 V	4.4			4.4		4.4			
		I <sub>OH</sub> = -50 μA	5.5 V	5.4			5.4		5.4			
Vон		I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.8		3.8		V	
		10H = -24 IIIA	5.5 V	4.94			4.8		4.8			
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		3.85			
	I. 50 "A		4.5 V			0.1		0.1		0.1		
		I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1	V	
VOL		le. – 24 mA	4.5 V			0.36		0.44		0.44		
		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.44		0.44		
		I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V				ζς <b>,</b>	1.65		1.65		
IĮ	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1	$g_{Q_{i}}$	±1		±1	μΑ	
loz‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5	PA	±5		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ	
ΔI <sub>CC</sub> §		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1		1	mA	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3						pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	5 V		11.5					, and the second	pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

				25°C	54ACT16474		74ACT16474		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	75	0	75	0	75	MHz	
	t <sub>W</sub> Pulse duration	CLK high	4		4	10,7	4			
ι <sub>W</sub>		CLK low	6.6		6.6		6.6		ns	
t <sub>su</sub>	Setup time	Data before CLK↑	5.5		5.5		5.5		ns	
th	Hold time	Data after CLK↑	1		1		1		ns	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT	16474	74ACT	UNIT	
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			75			75	N	75		MHz
<sup>t</sup> PLH	CLK	A or B	4	8	10.2	4	11.5	4	11.5	no
<sup>t</sup> PHL	CLK	AUIB	4.2	8	10.2	4.2	11.4	4.2	11.4	ns
<sup>t</sup> PZH		A or B	3	7.8	10.3	3	11.7	3	11.7	no
t <sub>PZL</sub>	ŌĒ	AOIB	3.7	9.2	11.6	3.7	13.1	3.7	13.1	ns
<sup>t</sup> PHZ	<u></u>	A or B	4.8	7.1	8.8	4.8	9.5	4.8	9.5	no
<sup>t</sup> PLZ	ŌĒ		4.4	6.6	8.4	<b>Q</b> 4.4	9	4.4	9	ns



<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.


### 54ACT16474, 74ACT16474 18-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCAS238A - MAY 1992 - REVISED APRIL 1996


### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER			TEST CO	TYP	UNIT
C <sub>nd</sub> Power dissipation capacitance per transceiver	Outputs enabled	C <sub>1</sub> = 50 pF. f = 1 MHz		61	ηE
	Outputs disabled	$C_L = 50 \text{ pF},$	t = 1 MHz	37	рг


### PARAMETER MEASUREMENT INFORMATION














NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated