
SCAS166A - JUNE 1990 - REVISED APRIL 1996

- Members of the Texas Instruments
  Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- Parity Error Flag With Parity Generator/Checker
- Register for Storage of the Parity Error Flag
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

### description

The 'ACT16833 consist of two noninverting 8-bit to 9-bit parity bus transceivers and are designed for communication between data buses. For each transceiver, when data is transmitted from the A bus to the B bus, an odd-parity bit is generated and output on the parity I/O pin (1PARITY or 2PARITY). When data is transmitted from the B bus to the A bus, 1PARITY or 2PARITY is configured as an input and combined with the B-input data to generate an active-low error flag if odd parity is not detected.

54ACT16833 . . . WD PACKAGE 74ACT16833 . . . DL PACKAGE (TOP VIEW)



The error (1ERR or 2ERR) output is configured as an open-collector output. The B-to-A parity error flag is clocked into 1ERR or 2ERR on the low-to-high transition of the clock (1CLK or 2CLK) input. 1ERR or 2ERR is cleared (set high) by taking the clear (1CLR or 2CLR) input low.

The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The 74ACT16833 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16833 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16833 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

TEXAS INSTRUMENTS


## 54ACT16833, 74ACT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCAS166A – JUNE 1990 – REVISED APRIL 1996

Fι	JΝ	CT	ION	I TA	BLE	:
г٠	JIN	·ι	IUI			


			INPUTS	<u> </u>			OUTP	UT AND I/C	)			1	
OEB	OEA	CLR	CLK	Ai Σ OF H	Bi <sup>†</sup> Σ <b>OF</b> H	Α	В	PARITY	ERR‡	FUNCT	ION		
L	Н	Х	Х	Odd Even	NA	NA	А	L H	NA	A data to B generate			
Н	L	Н	1	NA	Odd Even	В	NA	NA	H L	B data to A check p			
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Check error-fla	ag register		
		Н	No↑	Х					NC				
Т	н	L	No↑	Χ	V	Z	Z	Z	Н	11-0-	- 3-	Ι.	_
''	11	Н	$\uparrow$	0	d d	-	۷	۷	Н	'	· § 0	'	а
		Н	1	E	v e n				L				
L	L	Х	Х	O E	d d v	N	A	H L	N	A g e	d n	a e	t r a
N	Α	=		n o	t	а	р	p I	i	c a	b	ı	е
†s ‡o §i	u i u	m m t p t(	a  h w	t i wt a ih se	o n ss t n m	ар о с	o tr d l		sv i , c ł	ı i ç so hı < Ee R	ı os	w	l My S


## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)






#### **ERROR FLAG FUNCTION TABLE**

INP	UTS	INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION
CLR	CLK	POINT P‡	ERR <sub>n-1</sub> †	EKK	
Н	1	Н	Н	Н	
Н	1	X	L	L	Sample
Н	1	L	X	L	
L	Х	X	X	Н	Clear

<sup>†</sup> The state of ERR before any changes at CLR, CLK, or point P

### timing waveforms, error flag



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)–C	
Output voltage range, V <sub>O</sub> (see Note 1)–C	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±450 mA
Maximum power package dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



<sup>‡</sup> Location of point P is shown on local diagram.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 54ACT16833, 74ACT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCAS166A – JUNE 1990 – REVISED APRIL 1996

### recommended operating conditions (see Note 3)

		54ACT16833			74.	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		7	2			V
V <sub>IL</sub>	Low-level input voltage		3	0.8			8.0	V
٧ <sub>I</sub>	Input voltage	0	PA	<sup>v</sup> VCC	0		VCC	V
٧o	Output voltage	0	7	VCC	0		VCC	V
Іон	High-level output current		22	-24			-24	mA
loL	Low-level output current		2	24			24	mA
Δt/Δν	Input transition rise or fall rate	0.		10	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature	<del>-</del> 55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V	T,	<b>ձ = 25°</b> C	;	54ACT	16833	74ACT16833		UNIT
		l lest conditions	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
loh	ERR	VO = VCC	5.5 V			0.5		5		5	μΑ
		Jan - 50 A	4.5 V	4.4			4.4		4.4		
	<b>1.</b>	I <sub>OH</sub> = -50 μA	5.5 V	5.4			5.4		5.4		
Vон	All outputs except ERR	Jan. 24 mA	4.5 V	3.94			3.8		3.8		V
	CXOOPI ENIX	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.8		4.8		
		I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V				3.85		3.85		
		10. FOA	4.5 V			0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1	V
VOL		la: 24 mA	4.5 V			0.36	4	0.44		0.44	
		I <sub>OL</sub> = 24 mA	5.5 V			0.36	, , ,	0.44		0.44	
		I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V				$g_{Q_{i}}$	1.65		1.65	
lį	A or B ports	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1	PA	±1		±1	μΑ
loz‡	Control inputs	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±5		±5	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μА
ΔlCC§		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1		1	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5						pF
C <sub>io</sub>	A or B ports, PARITY	VO = VCC or GND	5 V		11.5						pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

SCAS166A - JUNE 1990 - REVISED APRIL 1996

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1 and timing waveforms)

			T <sub>A</sub> = 2	25°C	54ACT	16833	74ACT	16833	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
_	Pulse duration	CLK high or low	4		4		4		ns	
t <sub>W</sub>	Fulse duration	CLR low	4		4	10,1	4			
Γ.	0	Bi + PARITY	7.5		7.5	IL.	7.5		ns	
t <sub>su</sub>	Setup time before CLK↑	CLR inactive	1.5		1.5		1.5			
th	Hold time, Bi + PARITY low after CLK↑		0		0		0		ns	


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1 and timing waveforms)

PARAMETER	FROM	то	T,	T <sub>A</sub> = 25°C			16833	74ACT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
<sup>t</sup> PLH	A or B	B or A	4	7.2	9.2	4	10.4	4	10.4	ns
<sup>t</sup> PHL	AOIB	BOIA	3.2	6.6	9.6	3.2	10.7	3.2	10.7	115
<sup>t</sup> PLH	А	PARITY	3.9	7.9	12	3.9	13.5	3.9	13.5	ns
<sup>t</sup> PHL	٨	TAKITI	4.2	8.3	12.4	4.2	13.8	4.2	13.8	115
<sup>t</sup> PZH	OEB or OEA	A or B	3.1	6.7	10.1	3.1	11.2	3.1	11.2	ns
<sup>t</sup> PZL	OEB OF OEA	7010	3.8	7.9	11.6	3.8	13	3.8	13	115
<sup>t</sup> PHZ	OEB or OEA	A or B	5.5	7.8	10	5.5	10.8	5.5	10.8	ns
<sup>t</sup> PLZ	OEB OF OEA		5	7.1	9.3	5	10.1	5	10.1	113
<sup>t</sup> PLH	CLR	ERR	10.7	13.1	15.4	10.7	15.8	10.7	15.8	ns
<sup>t</sup> PHL	CLK	EKK	4.6	7.8	10.3	4.6	11.6	4.6	11.6	115
<sup>t</sup> PLH	<del></del> OEA	PARITY	4	8	11.8	4 0 0	13.2	4	13.2	ns
<sup>t</sup> PHL	OEA	TAKITI	4.3	8.5	12.3	4.3	13.6	4.3	13.6	115
<sup>t</sup> PZH	<del>OEB</del>	PARITY	2.6	5.7	8.5	2.6	9.5	2.6	9.5	ns
<sup>t</sup> PZL	OEB	PARITY	3.4	6.8	9.8	3.4	10.7	3.4	10.7	115
<sup>t</sup> PHZ	<u>OEB</u>	PARITY	5.6	7.9	9.5	5.6	10.2	5.6	10.2	
<sup>t</sup> PLZ	OEB	PARITY	5.1	7.2	9.1	5.1	9.7	5.1	9.7	ns

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER				TEST CONDITIONS		
		Outputs enabled	A to B			64	pF
	Down discination consistence nor transcriver	Outputs enabled	B to A	CL = 50 pF.	f 4 MILL-	72	
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outrote disabled	Outpute disabled	A to B	f = 1 MHz	6	
		Outputs disabled	B to A			10.5	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated