54ACT825 8-Bit D Flip-Flop

National Semiconductor

54ACT825 8-Bit D Flip-Flop


General Description

The 'ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface. The 'ACT825 has noninverting outputs and is fully compatible with AMD's Am29825.

Features


- Outputs source/sink 24 mA
- Inputs and outputs are on opposite sides
- ACT825 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD)
- 'ACT825: 5962-91611

Logic Symbols



© 1999 National Semiconductor Corporation DS100254





Functional Description

The 'ACT825 consists of eight D-type edge-triggered flip-flops. These devices have TRI-STATE® outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With \overline{OE}_1 , \overline{OE}_2 and \overline{OE}_3 LOW, the contents of the flip-flops are available at the outputs. When one of \overline{OE}_1 , \overline{OE}_2 or \overline{OE}_3 is HIGH, the outputs go to the high impedance state.

Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops. The 'ACT825 has Clear ($\overline{\text{CLR}})$ and Clock Enable (EN) pins. These pins are ideal for parity bus interfacing in high performance systems.

When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the flip-flops. When $\overline{\text{EN}}$ is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When \overline{EN} is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table

Inputs				Internal	Output	Function	
OE	CLR	EN	СР	Dn	Q	0	7
Н	Х	L	~	L	L	Z	High-Z
н	Х	L	~	н	н	Z	High-Z
н	L	Х	Х	Х	L	Z	Clear
L	L	Х	Х	Х	L	L	Clear
Н	Н	н	Х	Х	NC	Z	Hold
L	н	н	Х	Х	NC	NC	Hold
н	н	L	~	L	L	Z	Load
н	н	L	~	н	н	Z	Load
L	н	L	~	L	L	L	Load
L	Н	L	~	н	н	н	Load


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance \checkmark = LOW-to-HIGH Transition

NC = No Change



Absolute Maximum Ratings (Note 1)

•

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to 7.0V
DC Input Diode Current (I _{IK})	
$V_1 = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V _I)	–0.5V to V _{CC} +0.5V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	+0.5V
DC Output Source or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
Per Output Pin (I _{CC} or I _{GND})	±50 mA
Storage Temperature (T _{STG})	–65°C to +150°C

DC Electrical Characteristics

Junction Temperature (T_J) CDIP

Recommended Operating Conditions

Supply Voltage (V _{CC})	
'ACT	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	
54ACT	–55°C to +125°C
Minimum Input Edge Rate (ΔV/Δt)	
'ACT Devices	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns
Note 1: Absolute maximum ratings are those value to the device may occur. The databook specification exception, to ensure that the system design is reliat	ns should be met, without

175°C

exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT^{π} circuits outside databook specifications.

54ACT Parameter T_A = Units Conditions Symbol V_{cc} –55°C to (V) +125°C Guaranteed Limits Minimum High Level V $V_{\rm IH}$ 4.5 2.0 $V_{OUT} = 0.1V$ Input Voltage or $V_{\rm CC}$ –0.1V 5.5 2.0 $V_{OUT} = 0.1V$ V_{IL} Maximum Low Level 4.5 0.8 Input Voltage 5.5 0.8 or $V_{\rm CC}$ –0.1V Minimum High Level V V_{OH} 4.5 4.4 $I_{OUT} = -50 \ \mu A$ 5.5 5.4 (Note 2) $V_{IN} = V_{IL} \text{ or } V_{IH}$ 4.5 3.70 V $I_{OH} = -24 \text{ mA}$ 5.5 4.70 $I_{OH} = -24 \text{ mA}$ $I_{OUT} = 50 \ \mu A$ V VOL Maximum Low Level 4.5 0.1 Output Voltage 5.5 0.1 (Note 2) $V_{IN} = V_{IL} \text{ or } V_{IH}$ I_{OL} = 24 mA V 4.5 0.50 I_{OL} = 24 mA 5.5 0.50 $V_{I} = V_{CC}, GND$ Maximum Input Leakage Current I_{IN} 5.5 ±1.0 μΑ Maximum TRI-STATE Current $V_{I} = V_{IL}, V_{IH}$ 5.5 ±10.0 I_{OZ} μΑ V_{O} = V_{CC} , GND $V_I = V_{CC} - 2.1V$ I_{CCT} Maximum I_{CC}/Input 5.5 1.6 mΑ (Note 3) $V_{OLD} = 1.65V \text{ Max}$ Minimum Dynamic 5.5 50 mΑ IOLD V_{OHD} = 3.85V Min 5.5 -50 mA **Output Current** I_{OHD} 5.5 $V_{IN} = V_{CC}$ Maximum Quiescent 160 μΑ I_{CC} or GND Supply Current

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time

DC Electrical Characteristics (Continued)

Note 4: I_{CC} limit for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics

. .

		Parameter	V _{cc} (V) (Note 5)	54ACT T _A = -55°C to +125°C C _L = 50 pF		Units	Fig. No.
	Symbol						
				Min	Max		
-	f _{max}	Maximum Clock	5.0	95		MHz	
4U.com		Frequency					
-	t _{PLH}	Propagation Delay	5.0	1.5	11.5	ns	
		CP to O _n					
-	t _{PHL}	Propagation Delay	5.0	1.5	11.5	ns	
		CP to O _n					
-	t _{PHL}	Propagation Delay	5.0	1.5	18.0	ns	
		CLR to O _n					
-	t _{PZH}	Output Enable Time	5.0	1.5	11.5	ns	
		OE to O _n					
-	t _{PZL}	Output Enable Time	5.0	1.5	12.5	ns	
		OE to O _n					
-	t _{PHZ}	Output Disable Time	5.0	1.5	13.5	ns	
		OE to O _n					
-	t _{PLZ}	Output Disable Time	5.0	1.5	13.0	ns	
		OE to O _n					

Note 5: Voltage Range 5.0 is 5.0V $\pm 0.5V$

AC Operating Requirements


		V _{cc} (V) (Note 6)	54ACT T _A = -55°C	Units	Fig. No.
Symbol	Parameter		to +125°C		
			C _L = 50 pF		
			Guaranteed		
			Minimum		
t _s	Setup Time, HIGH or LOW	5.0	4.0	ns	
	D _n to CP				
t _h	Hold Time, HIGH or LOW	5.0	2.5	ns	
	D _n to CP				
t _s	Setup Time, HIGH or LOW	5.0	4.0	ns	
	EN to CP				
t _h	Hold Time, HIGH or LOW	5.0	2.0	ns	
	EN to CP				
t _w	CP Pulse Width	5.0	6.0	ns	
	HIGH or LOW				
t _w	CLR Pulse Width, LOW	5.0	7.0	ns	
t _{rec}	CLR to CP	5.0	4.5	ns	
	Recovery Time				


Capacitance

.

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation	44	pF	$V_{CC} = 5.0V$
	Capacitance			

ww.DataSheet4U.com





National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.