

54ACTQ/74ACTQ16244 16-Bit Buffer/Line Driver with TRI-STATE® Outputs

General Description


The 'ACTQ16244 contains sixteen non-inverting buffers with TRI-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate TRI-STATE control inputs which can be shorted together for full 16-bit operation.

The 'ACTQ16244 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control for superior performance.

Features


- Utilizes NSC FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Separate control logic for each byte and nibble
- 16-bit version of the 'ACTQ244
- Outputs source/sink 24 mA
- Additional specs for multiple output switching
- Output loading specs for both 50 pF and 250 pF loads

Logic Symbol



Pin Description

Pin Names	Description
OE n	Output Enable Input (Active Low)
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs



©1995 National Semiconductor Corporation TL/F/10925

TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT™, FACT Quiet Series™ and GTO™ are trademarks of National Semiconductor Corporation

RRD-B30M75/Printed in U. S. A.

March 1993

Functional Description

The 'ACTQ16244 contains sixteen non-inverting buffers with TRI-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The TRI-STATE out-

Truth Tables

Ing	Outputs	
OE ₁	I ₀ -I ₃	O ₀ -O ₃
L	L	L
L	Н	н
н	Х	Z

Inj	Inputs			
OE ₃	I ₈ -I ₁₁	0 ₈ -0 ₁₁		
L	L	L		
L	Н	н		
Н	Х	Z		


puts are controlled by an Output Enable (\overline{OE}_n) input for each nibble. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new dota into the input. data into the inputs.

Inp	Outputs	
\overline{OE}_2	I ₄ -I ₇	0 ₄ -0 ₇
L	L	L
L	н	Н
Н	Х	Z

In	Outputs	
\overline{OE}_4	I ₁₂ -I ₁₅	0 ₁₂ -0 ₁₅
L	L	L
L	Н	н
н	Х	Z

H = High Voltage LevelL = Low Voltage LevelX = ImmaterialZ = High Impedance

Logic Diagram





2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{l} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+ 20 mA
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V _O)	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Source/Sink Current (I _O)	\pm 50 mA
DC V _{CC} or Ground Current	
per Output Pin	\pm 50 mA
Junction Temperature	
C-DIP	+175°C
PDIP/SOIC	+140°C
Storage Temperature	-65°C to +150°C
Note 1: Absolute maximum ratings are those	values beyond which damage

to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recom-mend operation of FACT™ circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC}) 'ACTQ 4.5V to 5.5V Input Voltage (VI) 0V to $V_{\mbox{CC}}$ Output Voltage (V_O) 0V to $V_{\mbox{CC}}$ Operating Temperature (T_A) 74ACTQ -40° C to $+85^{\circ}$ C 54ACTQ -55°C to +125°C Minimum Input Edge Rate (dV/dt) 'ACTQ Devices 125 mV/ns $V_{\text{IN}} \text{ from } 0.8V \text{ to } 2.0V$ $V_{\text{CC}} @ 4.5V, 5.5V$

			74A	СТQ	54ACTQ	74ACTQ			
Symbol	Parameter	V _{CC} (V)	TA =	+ 25°C	T _A = −55°C to + 125°C	T _A = −40°C to +85°C	Units	Conditions	
			Тур		Guaranteed Li	mits			
V _{IH}	Minimum High Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	v	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or}~V_{CC}-0.1V \end{array}$	
V _{IL}	Maximum Low Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	v	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or}~V_{CC}-0.1V \end{array}$	
V _{OH}	Minimum High Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	v	$I_{OUT} = -50 \ \mu A$	
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	v	$\begin{array}{c} V_{IN}{}^{*} = V_{IL} \text{ or } V_{IH} \\ I_{OH} \\ -24 \text{ mA} \\ -24 \text{ mA} \end{array}$	
V _{OL}	Maximum Low Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	$I_{OUT} = 50 \ \mu A$	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$\begin{array}{c} {V_{\text{IN}}}^{*} = {V_{\text{IL}}} \text{or} {V_{\text{IH}}} \\ {I_{\text{OH}}} & 24 \text{mA} \\ 24 \text{mA} \end{array}$	
I _{OZ}	Maximum TRI-STATE Leakage Current	5.5		±0.5	±10.0	±5.0	μA	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μΑ	$V_I = V_{CC}$, GND	
Ісст	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_{I} = V_{CC} - 2.1V$	
Icc	Max Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	$V_{IN} = V_{CC} \text{ or GND}$ (Note 3)	
I _{OLD}	†Minimum Dynamic	5.5			50	75	mA	$V_{OLD} = 1.65 V Max$	
IOHD	Output Current	0.0			50	-75	mA	$V_{OHD} = 3.85V$ Min	

DC Electrical Characteristics for 'ACTQ Family Devices

* All outputs loaded; thresholds associated with output under test.

†Maximum test duration 2.0 ms; one output loaded at a time.

			74A	СТQ	54ACTQ	74ACTQ			
Symbol	Parameter	V _{CC} (V)	TA =	+ 25°C	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$	T _A = −40°C to +85°C	Units	Conditions	
			Тур	Typ Guaranteed Limits					
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.5	0.8			v	<i>Figures 2-12, 13</i> (Notes 2,3)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.5	-1.0			v	<i>Figures 2-12, 13</i> (Notes 2, 3)	
V _{OHP}	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5			v	<i>Figures 2-12, 13</i> (Notes 1, 3)	
V _{OHV}	Minimum V _{CC} Droop	5.0	V _{OH} - 1.0	V _{OH} - 1.8			v	<i>Figures 2-12, 13</i> (Notes 1, 3)	
V _{IHD}	Minimum High Dynamic Input Voltage Level	5.0	1.7	2.0			v	(Notes 1, 4)	
V _{ILD}	Maximum Low Dynamic Input Voltage Level	5.0	1.2	0.8			v	(Notes 1, 4)	

Note 1: Worst case package.

Note 2: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW.

Note 3: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH. Note 4: Max number of data inputs (n) switching, (n - 1) input switching 0V to 3V ('ACTQ) input under test switching 3V to threshold (V_{ILD})

Note 5: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} * (V)	74ACTQ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T, −55°C t	ACTQ A = o + 125°C 50 pF	۲⊿ – 40°C t	CTQ = o +85°C 50 pF	Units	
			Min	Тур	Max	Min	Мах	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to B _n , A _n	5.0	3.0 2.5	5.2 4.8	7.3 6.8	2.5 2.5	10.0 9.5	3.0 2.5	7.8 7.3	ns
t _{PZH} t _{PZL}	Output Enable Time	5.0	2.5 2.7	5.0 4.6	7.4 7.5	2.5 2.5	9.5 10.5	2.5 2.7	7.9 8.0	ns
t _{PHZ} t _{PLZ}	Output Disable Time	5.0	2.3 2.0	5.0 4.6	7.9 7.4	2.0 2.0	9.5 9.5	2.3 2.0	8.2 7.9	ns

* Voltage Range 5.0 is 5.0V ± 0.5 V.

		74ACTQ			54A	CTQ	744	АСТQ	54A	CTQ	
Symbol	ymbol Parameter		$\begin{array}{l} T_{A}=-40^{\circ}C\ to\ +85^{\circ}C\\ V_{CC}=Com\\ C_{L}=50\ pF\\ 16\ Outputs\\ Switching\\ (Note\ 2) \end{array}$			$\begin{array}{c} C_{L} = 50 \ pF & V_{CC} \\ 16 \ Outputs & C_{L} = \end{array}$		$V_{CC} = Com$ $V_{CL} = 250 pF$ C_{I}		$\label{eq:TA} \begin{split} \mathbf{T}_{\mathbf{A}} &= Mil\\ \mathbf{V}_{\mathbf{CC}} &= Mil\\ \mathbf{C}_{\mathbf{L}} &= 250 \ pF\\ \textbf{(Note 3)} \end{split}$	
	-	Min	Тур	Max	Min	Max	Min	Мах	Min	Max	1
t _{PLH} t _{PHL}	Propagation Delay Data to Output	4.0 3.4		11.6 9.6	4.0 3.4	12.2 10.6	5.6 4.8	14.3 13.1	5.6 4.8	15.0 14.5	ns
t _{PZH} t _{PZL}	Output Enable Time	3.5 3.4		10.1 10.0	3.5 3.4	10.8 10.7	(Note 4)		(No	te 4)	ns
t _{PHZ} t _{PLZ}	Output Disable Time	3.6 3.1		8.9 8.1	3.6 3.1	9.3 8.7	(Note 5)		(No	te 5)	ns
t _{OSHL} (Note 1)	Pin to Pin Skew HL Data to Output			1.2							ns
t _{OSLH} (Note 1)	Pin to Pin Skew LH Data to Output			2.5							ns
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Data to Output			4.3							ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}).

Note 2: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 3: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 4: TRI-STATE delays are load dominated and have been excluded from the datasheet.

Note 5: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Capacitance

Symbol	Parameter		Тур	Units	Conditions
CIN	Input Pin Capacitance		4.5	pF	$V_{\text{CC}} = 5.0 \text{V}$
C _{PD}	Power Dissipation	74ACTQ	30	pF	$V_{CC} = 5.0V$
	Capacitance		95	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

- Procedure:
- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 Ω .
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V_{CC} to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 1. Quiet Output Noise Voltage Waveforms

Note A: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz, $t_f=3$ ns, $t_f=3$ ns, skew < 150 ps.


 Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.


V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV}:


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

- Monitor one of the switching outputs using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Tel: (043) 299-2300 Fax: (043) 299-2500

Fax: (81-41) 35-1