

54F/74F192 **Up/Down Decade Counter** with Separate Up/Down Clocks

General Description

The 'F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

Features


■ Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description		
74F192PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line		
	54F192DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line		
74F192SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC		
74F192SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ		
	54F192FM (Note 2)	W16A	16-Lead Cerpack		
	54F192LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C		


Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols



Connection Diagrams



© 1995 National Semiconductor Corporation TL/F/9496 RRD-B30M75/Printed in U. S. A.

54F/74F192 Up/Down Decade Counter with Separate Up/Down Clocks

November 1994

Unit Loading/Fan Out

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ – 1.8 mA		
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ – 1.8 mA		
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 μA/ - 0.6 mA		
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 µA/ -0.6 mA		
$Q_0 - Q_3$	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
TCD	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	-1 mA/20 mA		
TCU	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	-1 mA/20 mA		

Functional Description

The 'F192 is an asynchronously presettable decade counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 9, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, higher order circuit in a multistage counter.

$$\overline{\mathsf{TC}}_{\mathsf{U}} = \mathsf{Q}_0 \bullet \mathsf{Q}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{U}}$$
$$\overline{\mathsf{IC}}_{\mathsf{D}} = \overline{\mathsf{Q}}_0 \bullet \overline{\mathsf{Q}}_1 \bullet \overline{\mathsf{Q}}_2 \bullet \overline{\mathsf{Q}}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{D}}$$

The 'F192 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table


MR	PL	CPU	CPD	Mode	
н	x	х	х	Reset (Asyn.)	
L	L	Х	Х	Preset (Asyn.)	
L	н	н	н	No Change	
L	н		н	Count Up	
L	н	н		Count Down	


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial _____ = LOW-to-HIGH Clock Transition

State Diagram





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-65°C to +150°C
-55°C to +125°C
-55°C to +175°C
-55°C to +150°C
-0.5V to +7.0V
-0.5V to $+7.0V$
-30 mA to $+5.0$ mA
-0.5V to V _{CC}
-0.5V to $+5.5V$
twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature

Military	-55°C to +125°C
Commercial	$0^{\circ}C$ to $+70^{\circ}C$
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

in LOW State (Max)	twice the rated I _{OL} (mA)
Note 1: Absolute maximum ratings are	values beyond which the device may
be damaged or have its useful life in	npaired. Functional operation under

these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	v _{cc}	Conditions	
Symbol			Min	Тур	Мах	Units	VCC	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	V	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I _{IH}	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
I _{CEX}	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
IIL	Input LOW Current				-0.6 -1.8	mA	Max	$\label{eq:VIN} \begin{split} V_{IN} &= 0.5 \text{V}, \text{Except } \text{CP}_{\text{u}}, \text{CP}_{\text{D}} \\ V_{IN} &= 0.5 \text{V}, \text{CP}_{\text{u}}, \text{CP}_{\text{D}} \end{split}$	
I _{OS}	Output Short-Circuit	Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
ICCL	Power Supply Curren	t		38	55	mA	Max	$V_{O} = LOW$	

4

		74F			54F		74F		
Symbol	Parameter	۱ ۱	T _A = +25°C / _{CC} = +5.0 C _L = 50 pF	v	$\begin{array}{c} \textbf{T_A, V_{CC} = Mil}\\ \textbf{C_L = 50 pF} \end{array}$			$T_A, V_{CC} = Com$ $C_L = 50 pF$	
	_	Min	Тур	Мах	Min	Мах	Min	Мах	
f _{max}	Maximum Clock Frequency	100	125		75		90		MHz
t _{PLH} t _{PHL}	Propagation Delay CP_U or CP_D to \overline{TC}_U or \overline{TC}_D	4.0 3.5	7.0 6.0	9.0 8.0	4.0 3.5	10.5 9.5	4.0 3.5	10.0 9.0	ns
t _{PLH} t _{PHL}	Propagation Delay CP_U or CP_D to Q_n	4.0 5.5	6.5 9.5	8.5 12.5	4.0 5.5	10.0 14.0	4.0 5.5	9.5 13.5	ns
t _{PLH} t _{PHL}	Propagation Delay P _n to Q _n	3.0 6.0	4.5 11.0	7.0 14.5	3.0 6.0	8.5 16.5	3.0 6.0	8.0 15.5	ns
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n	5.0 5.5	8.5 10.0	11.0 13.0	5.0 5.5	13.5 15.0	5.0 5.5	12.0 14.0	ns
t _{PHL}	Propagation Delay MR to Q _n	6.5	11.0	14.5	6.5	16.0	6.5	15.5	
t _{PLH}	Propagation Delay MR to TC _U	6.0	10.5	13.5	6.0	15.0	6.0	14.5	ns
t _{PHL}	Propagation Delay MR to TC _D	7.0	11.5	14.5	7.0	16.0	7.0	15.5	1
t _{PLH} t _{PHL}	Propagation Delay PL to \overline{TC}_U or \overline{TC}_D	7.0 7.0	12.0 11.5	15.5 14.5	7.0 7.0	18.5 17.5	7.0 7.0	16.5 15.5	ns
t _{PLH} t _{PHL}	Propagation Delay P_n to \overline{TC}_U or \overline{TC}_D	7.0 6.5	11.5 11.0	14.5 14.0	7.0 6.5	16.5 16.5	7.0 6.5	15.5 15.0	ns
AC O	perating Requireme	ents							
		74F			54F		74F		Units
Symbol	Parameter	$\begin{array}{l} \textbf{T_A}=\ +\ \textbf{25^{\circ}C}\\ \textbf{V_{CC}}=\ +\ \textbf{5.0V} \end{array}$		Тд	$T_A, V_{CC} = Mil$		$T_A, V_{CC} = Com$		
		Min	Max	Mir	n	Max	Min	Max	
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to PL	4.5 4.5		6.0 6.0			5.0 5.0		
t _h (H)	Hold Time, HIGH or LOW	2.0		2.0			2.0		ns

5

2.0

7.5

7.0

12.0

6.0

8.0

4.5

2.0

6.0

5.0

10.0

6.0

6.0

4.0

ns

ns

ns

ns

ns

ns

2.0

6.0

5.0

10.0

6.0

6.0

4.0

 P_n to $\overline{\mathsf{PL}}$

PL Pulse Width, LOW

(Change of Direction)

CP_U or CP_D Pulse Width, LOW

CP_U or CP_D Pulse Width, LOW

Recovery Time

PL to CPU or CPD Recovery Time

MR to CPU or CPD

t_h(L)

t_w(L)


t_w(L)


t_w(L)


t_w(H)


t_{rec}


t_{rec}











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.