National Semiconductor

54F/74F257A Quad 2-Input Multiplexer with TRI-STATE® Outputs

### **General Description**


### Features

- Multiplexer expansion by tying outputs together
- The 'F257A is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{OE}$ ) input, allowing the outputs to interface directly with bus-oriented systems.
- Non-inverting TRI-STATE outputs
- Input clamp diodes limit high-speed termination effects
- Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description
74F257APC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F257ADM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F257ASC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F257ASJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F257AFM (Note 2)	W16A	16-Lead Cerpack
	54F257ALL (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.



# 54F/74F257A Quad 2-Input Multiplexer with TRI-STATE Outputs

November 1994

© 1995 National Semiconductor Corporation TL/F/9507

RRD-B30M75/Printed in U. S. A.

### Unit Loading/Fan Out

	-	54F/74F		
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>	
S	Common Data Select Input	1.0/1.0	20 µA/ −0.6 mA	
OE	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/ −0.6 mA	
I <sub>0a</sub> -I <sub>0d</sub>	Data Inputs from Source 0	1.0/1.0	20 µA/ −0.6 mA	
I <sub>1a</sub> -I <sub>1d</sub>	Data Inputs from Source 1	1.0/1.0	20 µA/ −0.6 mA	
$Z_a - Z_d$	TRI-STATE Multiplexer Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	

### **Functional Description**

The 'F257A is a quad 2-input multiplexer with TRI-STATE outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the  $I_{0x}$  inputs are selected and when Select is HIGH, the  $I_{1x}$  inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equation for the outputs is shown below:

 $\mathsf{Z}_n = \overline{\mathsf{OE}} \bullet (\mathsf{I}_n \bullet \mathsf{S} + \mathsf{I}_{on} \bullet \overline{\mathsf{S}})$ 

When the Output Enable input  $(\overline{OE})$  is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so there is no overlap.




Output Enable	Select Input		ata outs	Output
ŌE	s	I <sub>0</sub>	I <sub>1</sub>	z
н	х	x	х	Z
L	н	X	L	L
L	н	X	Н	н
L	L	L	X	L
L	L	н	х	Н

H = HIGH Voltage Level L = LOW Voltage Level

= Immaterial

Z = High Impedance



## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	- 0.5V to V <sub>CC</sub>
TRI-STATE Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature Military

Commercial

Supply Voltage Military

Commercial

-55°C to +125°C 0°C to +70°C


+ 4.5V to + 5.5V + 4.5V to + 5.5V


Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.


### **DC Electrical Characteristics**


Symbol	Parame	tor		54F/74	F	Units	Vcc	Conditions
Symbol	Farane		Min	Тур	Мах	Units	VCC	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signa
V <sub>CD</sub>	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
Ι <sub>ΙΗ</sub>	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V <sub>IN</sub> = 7.0V
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage Test	74F	4.75			v	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
կլ	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I <sub>OZH</sub>	Output Leakage Curre	ent			50	μΑ	Max	$V_{OUT} = 2.7V$
I <sub>OZL</sub>	Output Leakage Curre	ent			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit C	Current	-60		-150	mA	Max	$V_{OUT} = 0V$
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = 5.25V$
Іссн	Power Supply Current	t		9.0	15	mA	Max	V <sub>O</sub> = HIGH
ICCL	Power Supply Current	t		14.5	22	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current	t		15	23	mA	Max	V <sub>O</sub> = HIGH Z

			74F		5	4F	7	4F	
Symbol	Parameter	$\begin{array}{l} \textbf{T_A}=\ +\ \textbf{25^{\circ}C}\\ \textbf{V_{CC}}=\ +\ \textbf{5.0V}\\ \textbf{C_L}=\ \textbf{50}\ \textbf{pF} \end{array}$			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	1
PLH PHL	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	2.5 2.0	4.5 4.2	5.5 5.5	2.0 1.5	7.0 7.0	2.0 2.0	6.0 6.0	ns
PLH PHL	Propagation Delay S to Z <sub>n</sub>	4.0 2.5	5.0 6.5	9.5 7.0	3.5 2.5	11.5 9.0	3.5 2.5	10.5 8.0	ns
PZH PZL	Output Enable Time	2.0 2.5	5.9 5.5	6.0 7.0	2.0 2.5	8.0 9.0	2.0 2.5	7.0 8.0	
PHZ PLZ	Output Disable Time	2.0 2.0	4.3 4.5	6.0 6.0	2.0 2.0	7.0 8.5	2.0 2.0	7.0 7.0	- ns









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.