

Quadruple 2-Input Exclusive OR Gate IC in bare die form

Rev 1.0 09/01/19

Description

The 54HCT86 Hex Inverter is fabricated using a 2.5µm 5V CMOS process with the same high speed performance of LSTTL combined with CMOS low power consumption. The device contains four independent gates and performs the Boolean function Y = A \oplus B = AB + AB in positive logic. The device is characterized over the full Military Temperature Range. All inputs are protected against ESD and excess voltage transients. Device inputs directly accept LSTTL or CMOS.

Features:

- Output Drive Capability: 10 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 4.5V to 5.5V
- TTL / CMOS compatible Input Levels
- Function compatible with 54LS86
- Full Military Temperature Range.

Ordering Information

The following part suffixes apply:


- No suffix MIL-STD-883 /2010B Visual Inspection
- "H" MIL-STD-883 /2010B Visual Inspection+ MIL-PRF-38534 Class H LAT
- "K" MIL-STD-883 /2010A Visual Inspection (Space)
 + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com\quality\bare-die-lot-qualification

Die Dimensions in µm (mils)



Supply Formats:

- Default Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Mechanical Specification


Die Size (Unsawn)	1600 x 1250 63 x 49	μm mils
Minimum Bond Pad Size	120 x 120 4.72 x 4.72	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition N/A – Bare Si		





Rev 1.0 09/01/19

Pad Layout and Functions



PAD	FUNCTION	COORDINA	ATES (mm)			
ו אט	TONOTION	X	Υ			
1	A1	0.125	0.500			
2	B1	0.125	0.125			
3	Y1	0.305	0.130			
4	A2	0.635	0.125			
5	B2	0.995	0.125			
6	Y2	1.355	0.125			
7	GND	1.355	0.435			
8	Y3	1.355	0.610			
9	A3	1.355	1.000			
10	В3	0.995	1.000			
11	Y4	0.745	1.000			
12	A4	0.485	1.000			
13	B4	0.125	1.000			
14	V _{CC}	0.125	0.710			
CONNECT CHIP BACK TO V _{CC} OR FLOAT						

Logic Diagram

A1
$$\frac{1}{2}$$
 $\frac{3}{2}$ Y1

A2 $\frac{4}{5}$ $\frac{6}{5}$ Y2

$$Y = A \oplus B$$

$$= \overline{A}B + A\overline{B}$$

A3 $\frac{9}{10}$ $\frac{8}{10}$ Y3

A4 $\frac{12}{13}$ $\frac{11}{10}$ Y4

Function Table

INP	UTS	OUTPUT				
Α	В	Υ				
L	L	L				
L	H	Н				
Н	L	Н				
Н	Н	L				
H = High level (steady state)						

L = Low level (steady state)



Rev 1.0 09/01/19

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V _{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V _{IN}	-0.5 to V _{CC} +0.5	V
DC Output Voltage (Referenced to GND)	V _{OUT}	-0.5 to V _{CC} +0.5	V
DC Input Current	I _{IN}	±20	mA
DC Output Current, per pad	I _{OUT}	±25	mA
DC Supply Current, V _{CC} or GND, per pad	I _{cc}	±50	mA
Power Dissipation in Still Air	P _D	750	mW
Storage Temperature Range	T _{STG}	-65 to 150	°C

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability.

Recommended Operating Conditions² (Voltages referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	V _{CC}	4.5	5.5	V
DC Input or Output Voltage	V_{IN},V_{OUT}	0	V _{CC}	V
Operating Temperature Range	T _A	-55	+125	°C
Input Rise or Fall Times	t _r , t _f	-	500	ns

^{2.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V _{cc}	CONDITIONS	L	LIMITS		
	S I III DOL	• 66	CONDITIONS	-55°C to 25°C	≤ 85°C	≤ 125°C	UNITS
Minimum High-Level	V _{IH}	4.5V	V _{OUT} = 0.1V or	2.0	2.0	2.0	V
Input Voltage	V IH	5.5V	V _{CC} -1 I _{OUT} ≤ 20μA	2.0	2.0	2.0	•
Maximum Low-Level	VIL	4.5V	$V_{OUT} = 0.1V \text{ or}$ V_{CC} -1	0.8	0.8	0.8	V
Input Voltage		5.5V	I _{OUT} ≤ 20μA	0.8	0.8	0.8	V
	evel V _{OH} 5.5	4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}$	4.4	4.4	4.4	
Minimum High-Level		5.5V	I _{OUT} ≤ 20μA	5.4	5.4	5.4	V
Output Voltage		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $\left I_{OUT} \right \le 4.0 \text{mA}$	3.98	3.84	3.70	·
Maximum Low-Level Output Voltage		4.5V	V _{IN} = V _{IH} or V _{IL}	0.1	0.1	0.1	
		5.5V	I _{OUT} ≤ 20μA	0.1	0.1	0.1	V
		4.5V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 4.0 \text{mA}$	0.26	0.33	0.40	·





Rev 1.0 09/01/19

DC Electrical Characteristics Continued (Voltages Referenced to GND)

PARAMETER	SYMBOL	V _{cc} CO	CONDITIONS	LIMITS			UNITS
	OTHIBOL	• 66	CONDITIONS	-55°C to 25°C	≤ 85°C	≤ 125°C	Julio
Maximum Input Leakage Current	I _{IN}	5.5V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Maximum Quiescent Supply Leakage Current ³	I _{CC}	5.5V	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	2	20	40	μΑ
			$V_{IN} = 2.4V$,	≥ -55°C	25°C to 125°C		
Additional Quiescent Supply Current ³	Δl _{CC}	5.5V	Any One Input. $V_{IN} = V_{CC}$ or GND , Other $I_{DUT} = 0\mu A$	2.9	2	2.4	mA

^{3.} Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

AC Electrical Characteristics⁴

PARAMETER	SYMBOL	V _{cc}	CONDITIONS	L	IMITS		UNITS
TAIVAMETER	OTHIDOL	▼66	CONDITIONS	-55°C to 25°C	≤ 85°C	≤ 125°C	ONITO
Maximum Propagation Delay, Input A to Input Y (Figure 1,2)	t _{PLH}	5V ±10%	$C_L = 50 pF,$ $t_r = t_f = 6 ns$	24	30	36	ns
Maximum Propagation Delay, Input A to Input Y (Figure 1,2)	t _{PHL}	5V ±10%	$C_L = 50 pF,$ $t_r = t_f = 6 ns$	24	30	36	110
Maximum Output Rise and Fall Time (Figure 1,2)	t _{TLH} , t _{THL}	5V ±10%	$C_L = 50pF,$ $t_r = t_f = 6ns$	15	19	22	ns
Maximum Input Capacitance	C _{IN}	-	-	10	10	10	pF
Power Dissipation Capacitance	C _{PD}	_	T _A = 25°C,	ΤΥ	PICAL		pF
Per Gate ⁵	10		V _{CC} =5.0V		36		'

^{4.} Not production tested in die form, characterized by chip design and tested in package LAT.



^{5.} Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.



Rev 1.0 09/01/19

Switching Waveform





Figure 1 – Propagation Delay & Output Transition Time

Test Circuit



* Includes all probe and jig capacitance

Figure 2

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

