

April 1999

54LCX16244

Low Voltage 16-Bit Buffer/Line Driver with 5V Tolerant Inputs and Outputs

General Description

The LCX16244 contains sixteen non-inverting buffers with TRI-STATE® outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble controlled. Each nibble has separate TRI-STATE control inputs which can be shorted together for full 16-bit operation.

The LCX16244 is designed for low voltage (3.3V) $\rm V_{\rm CC}$ applications with capability of interfacing to a 5V signal environment

The LCX16244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.


Features

- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- 2.0V-3.6V V_{CC} supply operation
- ±24 mA output drive
- Implements patented noise/EMI reduction circuitry
- Functionally compatible with 54 series 16244
- ESD performance:
 - Human body model > 2000V Machine model > 200V
- Standard Microcircuit Drawing (SMD) 5962-9950501

Ordering Code

Order Number	Package Number	Package Description		
54LCX16244W-QML	WA48A	48-Lead Cerpack Package		

Logic Symbol



Connection Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active Low)
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Functional Description

The LCX16244 contains sixteen non-inverting buffers with TRI-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The TRI-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each nibble. When \overline{OE}_n is LOW, the outputs are in bi-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Truth Tables

Inputs

In	Outputs	
OE ₁ I ₀ –I ₃		O ₀ -O ₃
L	L	L
L	Н	Н
Н	Х	Z


I ₄ –I ₇	04-07
L	L
Н	Н
X	Z
	L H X

Outputs

In	Outputs	
ŌE₃	I ₈ -I ₁₁	0 ₈ -0 ₁₁
L	L	L
L	Н	Н
Н	X	Z

In	Outputs	
ŌE₄	I ₁₂ -I ₁₅	O ₁₂ -O ₁₅
L	L	L
L	Н	Н
Н	X	Z

Logic Diagram



H = High Voltage Level

L = Low Voltage Level
X = Immaterial
Z = High Impedance

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Input Voltage (V_{I}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 V_{I} < GND -50 mA

DC Output Diode Current (I_{OK}) $V_O < GND$

DC Output Voltage (V_O) (Note 2)

Output in High or Low State $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$ Output in TRI-STATE -0.5 V to 7.0 V

DC Output Source or Sink Current

(I_O) ±50mA

DC V_{CC} or Ground Current $\pm 400 mA$

Storage Temperature Range

 $(T_{\rm STG})$ $-65^{\circ}{\rm C}$ to +150 $^{\circ}{\rm C}$ Power Dissapation 750mW

Junction Temperature (T_J)

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC})

 Operating
 2.0V to 3.6V

 Data Retention
 1.5V to 3.6V

 Input Voltage (V_I)
 0V to 5.5V

Output Voltage (V_O)

 $\begin{array}{lll} \mbox{High or Low State} & \mbox{OV to V}_{\rm CC} \\ \mbox{TRI-STATE} & \mbox{OV to 5.5V} \\ \mbox{Operating Temperature (T_A)} & \mbox{-55^{\circ}C to +125^{\circ}C} \end{array}$

Minimum Input Edge Rate (Δt/ΔV)

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: IO Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Symbol	Parameter	Conditions V _{cc}		T _A = -55°C to +125°C		Units
			(V)	Min	Max	1
V _{IH}	HIGH Level Input Voltage		2.7-3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7-3.6	V _{CC} - 0.2		V
		I _{OH} = -12 mA	2.7	2.2		V
		I _{OH} = -12 mA	3.0	2.4		V
		I _{OH} = -24 mA	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7-3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
V _{IC}	Negative Input Clamp Voltage	I _{IN} = -18mA	3.0		-1.2	V
I _I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.7-3.6		±5.0	μA
l _{oz}	3-STATE Output Leakage	0 ≤ V _O ≤ 5.5V	2.7-3.6		±5.0	μA
		$V_I = V_{IH}$ or V_{IL}				
I _{OFF}	Power-Off Leakage Current	V _I or V _O = 5.5V	0		10	μA
I _{cc}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7-3.6		20	μA
		$3.6V \le V_{I}, V_{O} \le 5.5V$	2.7-3.6		±20	μA
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	μA

175°C

		00		CC		
		Min	Max	Min	Max	
t _{PHL}	Propagation Delay	0.5	5.5	1.0	6.0	ns
t _{PLH}	Data to Output	0.5	5.5	1.0	6.0	
t _{PZL}	Output Enable Time	0.5	6.5	1.0	7.0	ns
t _{PZH}		0.5	6.5	1.0	7.0	
t _{PLZ}	Output Disable Time	1.0	6.0	1.0	6.0	ns
t _{PHZ}		1.0	6.0	1.0	6.0	
t _{OSHL}	Output to Output Skew (Note 3)		1.0		1.0	ns
t _{oslh}						

Note 3: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{cc}	T _A = 25°C	Units
			(V)	Max	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	1.2	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-1.1	V

Capacitance

Symbol Parameter		Conditions	Max	Units
C _{IN}	Input Capacitance	V_{CC} = Open, V_{I} = 0V or V_{CC}	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC}	12	pF
C _{PD}	Power Dissipation Capacitance	V_{CC} = 3.3V, V_{I} = 0V or V_{CC} , f = 10 MHz	40	pF

Physical Dimensions inches (millimeters) unless otherwise noted



48-Lead Cerpack Package Number WA48A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: curope-support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Faxali: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507