

54LS74/DM54LS74A/DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs


General Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate military/aerospace device (54LS74) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



Order Number 54LS74DMQB, 54LS74FMQB, 54LS74LMQB, DM54LS74AJ, DM54LS74AW, DM74LS74AM or DM74LS74AN See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Inputs				Outputs			
PR	CLR	CLK	D	Q	Q		
L	Н	х	x	н	L		
н	L	Х	X	L	н		
L	L	Х	X	H*	H*		
н	н	1	н	н	L		
Н	н	↑	L L	L	Н		
н	Н	L	X	Q ₀	\overline{Q}_0		

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

 \uparrow = Positive-going Transition

* = This configuration is nonstable; that is, it will not persist when either the preset

and/or clear inputs return to their inactive (high) level.

 Q_0 = The output logic level of Q before the indicated input conditions were established.

©1995 National Semiconductor Corporation TL/F/6373

RRD-B30M105/Printed in U. S. A.

ე თ Flip-Flops with Preset, Clear and Complementary Outputs LS74/DM54LS74A/DM74LS74A Dual Positive-Edgeriggered

June 1989

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS and 54LS	-55°C to +125°C
DM74LS	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		1	DM54LS74A			DM74LS74A		
			Min	Nom	Мах	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input	Voltage			0.7			0.8	V
I _{OH}	High Level Output Current				-0.4			-0.4	mA
I _{OL}	Low Level Output Current				4			8	mA
f _{CLK}	Clock Frequency (Note 2)		0		25	0		25	MH
f _{CLK}	Clock Frequency (Note 3)		0		20	0		20	MH:
t _W Pulse Width (Note 2)	Pulse Width	Clock High	18			18			
	(Note 2)	Preset Low	15			15			ns
		Clear Low	15			15			
t _W	Pulse Width	Clock High	25			25			
	(Note 3)	Preset Low	20			20			ns
		Clear Low	20			20			
t _{SU}	Setup Time (Notes 1 and 2)		20 ↑			20↑			ns
t _{SU}	Setup Time (Notes 1 and 3)		25 ↑			25↑			ns
t _H	Hold Time (Note 1 and 4)		0↑			0↑			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$, and $V_{CC} = 5\text{V}$.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25^{\circ}C$, and $V_{CC} = 5V$.


Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	$\label{eq:VCC} \begin{array}{c} \mbox{Conditions} \\ \mbox{V}_{CC} = \mbox{Min}, \mbox{I}_{I} = \ -18 \mbox{ mA} \end{array}$		Min	Typ (Note 1)	Мах —1.5	Units V
VI	Input Clamp Voltage						
V _{OH}	High Level Output	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OH} = \text{Max} \\ V_{IL} &= \text{Max}, \text{V}_{IH} = \text{Min} \end{split}$	DM54	2.5	3.4		v
	Voltage		DM74	2.7	3.4		
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	v
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4	
l _l	Input Current @Max	$V_{CC} = Max$ $V_1 = 7V$	Data			0.1	- mA
	Input Voltage		Clock			0.1	
			Preset			0.2	
			Clear			0.2	
I _{IH} High Level Input Current	High Level Input	V _{CC} = Max	Data			20	μA
	Current	$V_{I} = 2.7V$	Clock			20	
			Clear			40	
			Preset			40	
IIL	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	Data			-0.4	- mA
			Clock			-0.4	
			Preset			-0.8	
			Clear			-0.8	
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 2)	DM54	-20		-100	– mA
			DM74	-20		-100	
Icc	Supply Current	V _{CC} = Max (Note 3)		4	8	mA	


Note 3: With all outputs open, I_{CC} is measured with CLOCK grounded after setting the Q and \overline{Q} outputs high in turn.

Switching Characteristics at V _{CC} = 5V and T _A =	= 25°C (See Section 1 for Test Waveforms and Output Load)
--	---


Symbol	Parameter	From (Input) To (Output)					
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max]
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or \overline{Q}		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or \overline{Q}		30		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		30		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		25		35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		30		35	ns



4



5



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.