

## DESCRIPTION

The 54/74S200/201 and 54/74S301 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state outputs options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, three chip enable inputs and PNP input transistors which reduce input loading to  $25\mu\text{A}$  for a "1" level and  $-250\mu\text{A}$  (S54S200/201/301) or  $-100\mu\text{A}$  (N74S200/201/301) for a "0" level.

The additional feature of output blanking during write ( $\overline{D_0}$  terminal "H" or "Hi-Z" state) permits  $\overline{D_0}$  and  $D_{IN}$  terminals to share a common I/O line to reduce system interconnections. Both devices have fast read access and write cycle times and thus are ideally suited in high speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both devices are available in the commercial and military temperature ranges. For the commercial temperature range ( $0^\circ\text{C}$  to  $+75^\circ\text{C}$ ) specify N74S200/201/301, B or F. For the military temperature range ( $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ) specify S54S200/201/301, F only.


## FEATURES

- ORGANIZATION – 256 X 1
- ADDRESS ACCESS TIME:
  - S54S200/201/301 – 70ns MAXIMUM
  - N74S200/201/301 – 50 ns MAXIMUM
- WRITE CYCLE TIME:
  - S54S200/201/301 – 60ns MAXIMUM
  - N74S200/201/301 – 50ns MAXIMUM
- POWER DISSIPATION – 1.5mW/BIT TYPICAL
- INPUT LOADING:
  - S54S200/201/301 – ( $-250\mu\text{A}$ ) MAXIMUM
  - N74S200/201/301 – ( $-100\mu\text{A}$ ) MAXIMUM
- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION:
  - TRI-STATE – 54/74S200/201
  - OPEN COLLECTOR – 54/74S301
- 16 PIN CERAMIC DIP

## APPLICATIONS

BUFFER MEMORY  
 WRITABLE CONTROL STORE  
 MEMORY MAPPING  
 PUSH DOWN STACK  
 SCRATCH PAD

## PIN CONFIGURATION




## TRUTH TABLE

MODE	$\overline{CE}^*$	$\overline{WE}$	$D_{IN}$	$\overline{D_{OUT}}$	
				54/74S301	54/74S200/201
READ	0	1	X	STORED DATA	STORED DATA
WRITE "0"	0	0	0	1	High-Z
WRITE "1"	0	0	1	1	High-Z
DISABLED	1	X	X	1	High-Z

\*\*"0" = All  $\overline{CE}$  inputs low; "1" = One or more  $\overline{CE}$  inputs high.  
 X = Don't care.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V <sub>CC</sub> Power Supply Voltage	+7	Vdc
V <sub>IN</sub> Input Voltage	+5.5	Vdc
V <sub>OUT</sub> High Level Output Voltage (54/74S301)	+5.5	Vdc
V <sub>O</sub> Off-State Output Voltage (54/74S200/201)	+5.5	Vdc
T <sub>A</sub> Operating Temperature Range		
S54S200/201/301	-55° to +125°	°C
N74S200/201/301	0° to +70°	°C
T <sub>stg</sub> Storage Temperature Range	-65° to +150°	°C

## ELECTRICAL CHARACTERISTICS

S54S200/201/301 -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5VN74S200/201/301 0°C ≤ T<sub>A</sub> ≤ +70°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V

PARAMETER	TEST CONDITIONS	S54S200/201/301			N74S200/201/301			UNIT	NOTES
		MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX		
V <sub>IH</sub> High Level Input Voltage	V <sub>CC</sub> = MAX	2.0			2.0			V	1
V <sub>IL</sub> Low Level Input Voltage	V <sub>CC</sub> = MIN			0.8			0.85	V	1
V <sub>IC</sub> Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA		-0.8	-1.2		-0.8	-1.2	V	1, 8
V <sub>OH</sub> High Level Output Voltage (N74S200/201)	V <sub>CC</sub> = MIN I <sub>OH</sub> = -10.3mA				2.4			V	1, 6
V <sub>OH</sub> High Level Output Voltage (S54S200/201)	V <sub>CC</sub> = MIN I <sub>OH</sub> = -5.2mA	2.4						V	1, 6
V <sub>OL</sub> Low Level Output Voltage	V <sub>CC</sub> = MIN I <sub>OL</sub> = 16mA		0.35	0.50		0.35	0.45	V	1, 7
I <sub>OLK</sub> Output Leakage Current (54/74S301)	V <sub>CC</sub> = MIN V <sub>O</sub> = 2.4V V <sub>IH</sub> = 2V V <sub>O</sub> = 5.5V		1	50		1	40	μA	5
I <sub>O(OFF)</sub> Hi-Z State Output Current (54/74S200/201)	V <sub>CC</sub> = MAX V <sub>O</sub> = 5.5V V <sub>IH</sub> = 2V V <sub>O</sub> = 0.4V		1	50		1	40	μA	5
			-1	-50		-1	-40	μA	5
I <sub>I</sub> Input Current at V <sub>IN</sub> MAX	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5V			1			1	mA	8
I <sub>IH</sub> High Level Input Current	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2.7V		1	25		1	25	μA	8
I <sub>IL</sub> Low Level Input Current	V <sub>CC</sub> = MAX, V <sub>IL</sub> = 0.45V		-10	-250		-10	-100	μA	8
I <sub>OS</sub> Short Circuit Output Current (54/74S200/201)	V <sub>CC</sub> = MAX V <sub>O</sub> = 0V	-30		-100	-30		-100	mA	3
I <sub>CC</sub> V <sub>CC</sub> Supply Current (54/74S200/201/301)	V <sub>CC</sub> = MAX		80	130		80	130	mA	4
	V <sub>CC</sub> = MAX, T <sub>A</sub> = +125°C			99				mA	4
C <sub>IN</sub> Input Capacitance	V <sub>IN</sub> = 2.0V, V <sub>CC</sub> = 5.0V		5			5		pF	
C <sub>OUT</sub> Output Capacitance	V <sub>OUT</sub> = 2.0V, V <sub>CC</sub> = 5.0V		8			8		pF	

## NOTES:

- All voltage values are with respect to network ground terminal.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C.
- Duration of the short-circuit should not exceed one second.
- I<sub>CC</sub> is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.

5. Measured with V<sub>IH</sub> applied to  $\overline{CE1}$ ,  $\overline{CE2}$  and  $\overline{CE3}$ .6. Measured with logic "0" stored, and V<sub>IL</sub> applied to  $\overline{CE1}$ ,  $\overline{CE2}$  and  $\overline{CE3}$ .7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to V<sub>CC</sub>.

8. Test each input one at the time.

**SWITCHING CHARACTERISTICS**

S54S301  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$   
 N74S301  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TEST CONDITIONS		S54S301			N74S301			UNIT	NOTES <sup>1</sup>
	S54S301	N74S301	MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX		
t <sub>PLH</sub> Access Time From Address				40	70		40	50	ns	B, D, E
t <sub>PHL</sub> Enable Time From Chip Enable				40	70		40	50	ns	B, D, E
t <sub>PHL</sub> Disable Time From Chip Enable					45			35	ns	C, D, E
t <sub>PLH</sub> Disable Time From Write Enable					30			20	ns	C, D, E
t <sub>PLH</sub> Disable Time From Write Enable					40			30	ns	C, D, E
t <sub>SR</sub> Sense-Recovery Time					50			40	ns	D
t <sub>w</sub> Width of Write Enable Pulse			50			40			ns	H
<b>Setup Time:</b>										
t <sub>setup</sub> Address-to-Write Enable	R <sub>L1</sub> = 270Ω R <sub>L2</sub> = 1KΩ C <sub>L</sub> = 15pF	R <sub>L1</sub> = 270Ω R <sub>L2</sub> = 1KΩ C <sub>L</sub> = 15pF	0			0			ns	D
t <sub>setup</sub> Data-to-Write Enable			50			40			ns	
t <sub>setup</sub> Chip Enable-to-Write Enable			0			0			ns	
<b>Hold Time:</b>										
t <sub>hold</sub> Address-From-Write Enable			10			10			ns	
t <sub>hold</sub> Data-From-Write Enable			10			10			ns	
t <sub>hold</sub> Chip Enable-From-Write Enable			0			0			ns	


**SWITCHING CHARACTERISTICS**

S54S200/201  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$   
 N74S200/201  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$


PARAMETER	TEST CONDITIONS		S54S200/201			N74S200/201			UNIT	NOTES <sup>1</sup>
	S54S200/201	N74S200/201	MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX		
t <sub>PLH</sub> Access Time From Address	R <sub>L</sub> = 270Ω C <sub>L</sub> = 15pF	R <sub>L</sub> = 270Ω C <sub>L</sub> = 15pF		40	70		40	50	ns	B, D, E
t <sub>PHL</sub> Enable Time From Chip Enable				40	70		40	50	ns	B, D, E
t <sub>ZH</sub> Disable Time From Chip Enable					45			35	ns	C, D, F, G
t <sub>ZL</sub> Disable Time From Chip Enable					45			35	ns	C, D, F, G
t <sub>HZ</sub> Disable Time From Write Enable	R <sub>L</sub> = 270Ω C <sub>L</sub> = 5pF	R <sub>L</sub> = 270Ω C <sub>L</sub> = 5pF			30			20	ns	C, D, F, G
t <sub>LZ</sub> Sense-Recovery Time						30			20	ns
t <sub>HZ</sub> Sense-Recovery Time					40			30	ns	D, G
t <sub>LZ</sub> Sense-Recovery Time					40			30	ns	D, G
t <sub>ZH</sub> Width of Write Enable Pulse					50			40	ns	D, F
t <sub>ZL</sub> Width of Write Enable Pulse					50			40	ns	D, F
t <sub>w</sub> Width of Write Enable Pulse			50			40			ns	H
<b>Setup Time:</b>										
t <sub>setup</sub> Address-to-Write Enable	R <sub>L</sub> = 270Ω C <sub>L</sub> = 15pF	R <sub>L</sub> = 270Ω C <sub>L</sub> = 15pF	0			0			ns	D
t <sub>setup</sub> Data-to-Write Enable			50			40			ns	
t <sub>setup</sub> Chip Enable-to-Write Enable			0			0			ns	
<b>Hold Time:</b>										
t <sub>hold</sub> Address-From-Write Enable			10			10			ns	
t <sub>hold</sub> Data-From-Write Enable			10			10			ns	
t <sub>hold</sub> Chip Enable-From-Write Enable			0			0			ns	

NOTES: 1. All typical values are V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C. 2. See Notes on Switching Parameter Measurement Information.

SWITCHING PARAMETER MEASUREMENT INFORMATION



AC TEST LOAD



NOTES:

- A. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
- B. When measuring delay times from address inputs, the chip enable inputs are low and the write enable input is high.
- C. When measuring delay times from chip enable inputs, the address inputs are steady-state and the write enable input is high.
- D. Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \leq 2.5ns$ ,  $t_f \leq 2.5ns$ ,  $PRR \leq 1MHz$ , and  $Z_{out} \approx 50\Omega$ .
- E.  $t_{PLH}$  propagation delay time, low-to-high-level output,  $t_{PHL}$  propagation delay time, high-to-low-level output.
- F.  $t_{ZH}$  propagation delay time, hi-Z to high-level output,  $t_{ZL}$  propagation delay time, hi-Z to low-level output.
- G.  $t_{HZ}$  propagation delay time, high-level to hi-Z output,  $t_{LZ}$  propagation delay time, low-level to hi-Z output.
- H. Minimum required to guarantee a WRITE into the slowest bit.