5P49V5933

DATASHEET

Description


The 5P49V5933 is a programmable clock generator intended for high-performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I^2C interface. This is IDT's fifth generation of programmable clock technology (VersaClock[®] 5).

5P49V5933 by default uses an integrated 25MHz crystal as input reference. It also has a redundant external clock input. A glitchless manual switchover functions allows selection of either one as mentioned above as input reference during normal operation

Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing.

The device may be configured to use one of two I²C addresses to allow multiple devices to be used in a system.

Pin Assignment




4 × 4 mm 24-LGA

Features

- · Generates up to two independent output frequencies
- High-performance, low-phase noise PLL, < 0.7ps RMS typical phase jitter on outputs:
 - PCIe Gen1-3 compliant clock capability
 - USB 3.0 compliant clock capability
 - 1GbE and 10GbE
- Two fractional output dividers (FODs)
- Independent spread spectrum capability on each output pair
- Two banks of internal non-volatile in-system programmable or factory programmable OTP memory
- I²C serial programming interface
- One reference LVCMOS output clock
- Two universal output pairs:
 - Each configurable as one differential output pair or two LVCMOS outputs
- I/O Standards:
 - Single-ended I/Os: 1.8V to 3.3V LVCMOS
 - Differential I/Os: LVPECL, LVDS and HCSL
- Input frequency ranges:
 - LVDS, LVPECL, HCSL differential clock input (CLKIN, CLKINB) – 1MHz to 350MHz
- Output frequency ranges:
 - LVCMOS clock outputs: 1MHz to 200MHz
 - LVDS, LVPECL, HCSL differential clock outputs: 1MHz to 350MHz
- Individually selectable output voltage (1.8V, 2.5V, 3.3V) for each output pair
- Redundant clock inputs with manual switchover
- Programmable loop bandwidth
- Programmable output to output skew
- Programmable slew rate control
- Individual output enable/disable
- Power-down mode
- 1.8V, 2.5V or 3.3V core V_{DDD}, V_{DDA}
- 4 x 4 mm 24-LGA package
- -40° to +85°C industrial temperature operation



Functional Block Diagram



Typical Applications

- Ethernet switch/router
- PCI Express 1.0/2.0/3.0
- Broadcast video/audio timing
- Multi-function printer
- Processor and FPGA clocking
- Any-frequency clock conversion
- MSAN/DSLAM/PON
- Fiber Channel, SAN
- Telecom line cards
- 1GbE and 10GbE

Table 1: Pin Descriptions

1 CLKIN Input Pull-dow Differential clock input. Weak 100kohms internal pull-down. 3 NC No connect. No connect. No connect. No connect. 5 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. No connect. 6 CLKSEL Input Pull-dow	Number	Name	Ту	pe	Description
3 NC - No connect. 4 NC - No connect. No connect. 5 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 6 CLKSEL Input Pull-down - Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 7 SD/OE Input Pull-down O = Integrated Crystal (default) is Controls the polarity of the signal to be configuration of the SD/OE pro power source is bet bit function. The SH bit needs to be high for SD/OE pin to be configured as SD. The SH bit (xxXV) controls the polarity of the signal to be either actube differential outputs are driven high/low, and the single-ended LVCMOS output are driven high/low, and the single-ended LVCMOS output as elected by OUT0_SEL_ZCB. 9 SEL0/SCL Input Pull-down Configuration select pin, or ZC SDA input as selected by OUT0_SEL_ZCB. 10 VDDO2 Power Output Configuration select pin, or ZC SDL input as selected by OUT0_SEL_ZCB. 11 OUT2 Output			Input		
4 NC - Ne connect. 5 VDDA Power Analog Inctions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD 6 CLKSEL Input Pull-down Input fock select. Selects the active input reference source, when in Manual switchner mode. 7 SD/OE Input Pull-down - Input fock select. Selects the active input reference source, when in Manual switchner mode. 7 SD/OE Input Pull-down - Input fock select. Selects the active input reference source, when in Manual switchner mode. 8 SELF/SD/DE Input Pull-down SD/OE in to be configurated as SD. The SD to the polarly of the software active HIGH or LOW only when pin is configured as OE. 9 SELF/SDL Input Pull-down Configuration select pin, or I2C SDL input as selected by OUTD_SEL_I2CB. 9 SELF/SDL Input Pull-down Configuration select pin, or I2C SDL input as selected by OUTD_SEL_I2CB. 10 VDDO2 Power Output Configuration select pin, or I2C SDL input as selected by OUTD_SEL_I2CB. 11 OUT2 Power Output Configuration select pin, or I2C SDL input as selected by OUTD_SEL_I2CB. <td></td> <td></td> <td>Input</td> <td>Pull-down</td> <td></td>			Input	Pull-down	
5 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 6 CLKSEL Input Pull-down 6 CLKSEL Input Clock select. Selects the active input reference source, when in Manual woltchover mode. 7 SD/OE Input Pull-down 6 Inspite Frables/Gligables the outputs (OE) or power down to fig) (SD). The SH bit controls the configuration of the SD/OE prime the torig (SD). The SH bit controls the configuration of the SD/OE prime. The SH bit needs to be high for SD/OE prime to configured as SD. The SH bit (SDC) controls the polarity of the signal to be either active HIGH of LOW only when prime controls the polarity of the signal to be either active HIGH of LOW only when prime controls the polarity of the signal to be either active HIGH of LOW only when prime controls the polarity of the signal to be either active HIGH of LOW only when prime as the polarity of the signal to be either active HIGH of LOW only when prime controls the polarity of the signal to be either active HIGH of LOW only only when prime controls the polarity of the signal to be either active HIGH of LOW only only when prime table dow SD/OE evec is shut down, differential outputs are when high/low, and the single- set (LOW Clock 2). Flags erefer to the SD/OE PIn Function Truth table. 8 SEL0/SCL Input Pull-down Configuration select pin, or 2C SDA input as selected by OUT0_SEL_ZCB. Weak internal pull down resistor. 10 VDDO2 Power Output Clock 2. Please refer to the Outp	_				
5 VLDA Power should have the same voltage applied. 6 CLKSEL Input Pull-down 0 Integrated Cystal (default) 7 SD/OE Input Pull-down 0 Integrated Cystal (default) 8 SEL0/SEL Input Pull-down Configuration sets of the sD/OE pin. The SD/OE pin. The SD/OE pin Che configured as SD. The SD bit (0x2) controls the configured as SD. The SD bit (0x2) controls the configured as SD. The SD bit (0x2) controls the configured as SD. The SD bit (SD configured as SD. The SD coffigured as	4	NC			
6 CLKSEL Input Pull-down Configuration setup. 6 CLKSEL Input Pull-down C integrated Crystal (default) 7 SD/OE Input Pull-down C integrated Crystal (default) 8 SEL/SDA Input Pull-down Configuration of the SD/OE pin. The SH bit needs to be high for SD/OE pin the be configured as SD. The SP bit (down) configured as SD. The SD bit in control is a control in the SD/OE pin the control in the SD/OE Pin thecontrol in	5	VDDA	Power		
6 CLKSEL Input Pull-down 0 = Integrated Cystal (default) 1 = CLKN, CLKNB CLKSEL Polarity can be changed by I2C programming as shown in Table 4. 7 SD/OE Input Pull-down 0 = Integrated Cystal (default) 1 = CLKN, CLKNB CLKSEL Polarity can be changed by I2C programming as shown in Table 4. 7 SD/OE Input Pull-down 0 = Integrated Cystal (default) CLKSEL Polarity can be shared by I2C programming as shown in Table 4. 8 SD/OE Input Pull-down Configuration of the SD/OE pin. The SP bit (No2) controls the polarity of the signal to be either active HIGH or LOW only when pins configured as OE (default) is active LOW) Weak internal pull down resistor. 8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDD02 Power Output Cock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Comfiguration select pin, or I2C SDA input as selected to prive relations. 14 NC - No connect. No connect.					
6 CLKSEL Input Pull-down 0 = Integrated Crystal (default) (= CLKN, CLKNB CLKSEL Polarity can be changed by I2C programming as shown in Table 4. CLKSEL Polarity can be changed by I2C programming as shown in Table 4. Enables/disables the outputs (OE) or powers down the chip (SD). The SH bit controls the configured as SD. The SH bit needs to be high for SD/OE pin to be configured as SD. The SH bit needs to be high for SD/OE pin to be configured as SD. The SH bit (DXQ2) controls the polarity of the SD/OE pin to be configured as SD. The SH bit (DXQ2) controls the polarity of the signal to be either active HGH or LOW only when pin is configured as OE (Default is active LOW.) Weak internal pull down resistor. When configured as OE, and outputs are disabled, the outputs can be selected to be th-stated or downe high/tow, and the signal down the sistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SDL input as selected by OUT0_SEL_I2C8. Weak internal pull down resistor. 10 VDDO2 Power Output Dover supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT28. 11 OUT2 Output Output Clock 2. Please refer to the Output Driver section for more details. 13 NC No connect. 14 NC 15 VDDA Power Analog functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT12 Output					
1 = CLKIN_CLKINB CLKSEL Polarity can be changed by 12C programming as shown in Table 4. CLKSEL Polarity can be changed by 12C programming as shown in Table 4. F SD/OE Input Pull-down Pull-down SD/OE pin to be configured as D. The SP bit (XA2) controls the polarity of the signal to be either active HIGH or LOW only when pin is configured as OE. 8 SEL1/SDA Input 9 SEL0/SCL Input 9 SEL0/SCL Input 10 VDD02 Power 0Utput power supply. Connect to 1.8 to 3.3V. Sets output voltage either to 1.8 to 3.3V. Sets output voltage levels for OUT2/2/UT28. 11 OUT2 Output 12 OUT28 Output 13 NC - 14 NC - 15 VDDA Power 16 NC - 17 NC - 18 VDDA Power 19 VDDA Power 10 VDDA Power 11 OUT2 Output 12 OUT28 Output 14	6		loout		
CLKSEL Polarity can be changed by I2C programming as shown in Table 4. Frank Source Enables/disables the outputs (OE) or powers down the chip (SD). The SH bit needs to be high for SD/OE pin to be configured as SD. The SP bit (XO22) controls the polarity of the SD/OE pin to be configured as SD. The SP bit (XO22) controls the polarity of the single- ended LVCMOS outputs are driven low. When ensistor. When configured as OE (Default is active LCW.) Weak internal pull down resistor. When configured as OE (Default is active LCW.) Weak internal pull down resistor. When configured as OE (Default is active LCW.) Weak internal pull down resistor. When configured as OE (Default is active LCW.) Weak internal pull down resistor. When configured as OE (Default is active LCW.) Weak internal pull down resistor. 8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2C8. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SOL input as selected by OUT0_SEL_I2C8. Weak internal pull down resistor. 10 VDDO2 Power Output Dover supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT28. 11 OUT2 Output Comfiguration select pin, or I2C SOL input as selected by OUT0_SEL_I2C8. Weak internal pull down resistor. 14 NC No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD shoul	0	ULKOEL	input	F ull-down	
7 SD/OE Input Pull-down Enables/disables the outputs (OE) or powers down the chip (SD). The SH bit controls the configuration of the SD/OE pin. The SH bit (0x02) controls the polarity of the signal to be either active HIGH or LOW only when pin is configured as SD. OE pin to be configured as SD. The SH bit (0x02) controls the polarity of the signal to be either active HIGH or LOW only when pin is configured as SD. device is shut down, differential outputs are diven high/low, and the single-ended LVCMSO solutist are diven low. When configured as OE, and outputs are diven diven pin is configured as SD. device is shut down, differential outputs are diven divent as Selected to be thread SOE, and outputs are diven low. When configured as OE, and outputs are diven divent as selected by OUT0_SEL_228. 8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SOL input as selected by OUT0_SEL_228. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SOL input as selected by OUT0_SEL_228. 10 VDDO2 Power Configuration select pin, or I2C SOL input as selected by OUT0_SEL_228. 11 OUT2 Output Cound wave internal pull down resistor. 12 OUT2B Output Cound wave internal pull down resistor. 13 NC - No connect. 14 NC - No connect. 15 VDDA					
Participant Pull-down Controls the configuration of the SD/CE print be SD/CE print be configured as SD. The SP bit (work) controls the polarity of the signal to be either active HIGH or LOW only when prints configured as OE (Default is active LOW.) Weak internal pull down resistor. When configured as OE, and outputs are driven low. When configured as OE, and outputs are driven low. When configured as OE, and outputs are driven low. When configured as OE, and outputs are driven low. When configured as OE, and outputs are driven low. When configured as OE, and outputs are driven low. When configured as OE, and outputs are driven low. When configured as OE, and outputs are driven low. When configured as OE. 8 SEL1/SDA Input Pull-down Configuration select pin, or 12C SOL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or 12C SOL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDD02 Power Output prover supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B. 11 OUT2 Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 14 NC - No connect. 14 NC - No connect.					
7 SD/OE Input Pull-down SD/OE in to be configured as SD. The SP bit (0x02) controls the polarity of the signal to be either active HIGH or LOW only when pin is configured as OE (Default is active LOW). Week internal pull down resistor. When configured as OE and outputs are disabled, the outputs can be selected to be tri-stated or driven high/low, and outputs are disabled, the outputs can be selected to be tri-stated or driven high/low, and outputs are disabled, the outputs can be selected to be tri-stated or driven high/low, table. 8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SDA input as selected by OUTO_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SDA input as selected by OUTO_SEL_I2CB. Weak internal pull down resistor. 10 VDDO2 Power Output power supply. Connect to 18 to 3.3V. Sets output voltage levels for OUT2/OUT2B. 11 OUT2 Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC - No connect.					
7 SD/OE Input Pull-down Signal to be either active HIGH or LOW only when pin is configured as OE 7 SD/OE Input Pull-down Gefault is active LOW.) Weak internal pull down resistor. When configured as OE, and outputs are disen high/low, and the single-ended LVCMOS outputs are driven high/low, and the single-ended LVCMOS outputs are driven how. When configured as OE, and outputs are driven how. When configured as OE, and outputs are driven how. When configured as OE, and outputs are driven how. When configured as OE, and outputs are driven how. When configured as OE, and outputs are driven how. When configured as OE, and outputs are driven how. When configured as OE, and outputs are driven how. When configured as OE, and outputs are driven how. When configured as OE. 8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SOL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SOL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDD02 Power Output Output Octot 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Output Octoc 2. Please refer to the Output Drivers section for more details. 14 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD shoud have the same voltage					
7 SD/OE Input Pull-down (Default is active LOW.) Weak internal pull down resistor. When configured as OE, and outputs are disabled, the outputs can be selected to be tri-stated or driven high/low, and the single-ended LVCMOS outputs are driven low. When configured as OE, and outputs are disabled, the outputs can be selected to be tri-stated or driven high/low, depending on the programming bits as shown in the SD/OE Pin Function Truth table. 8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SDL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDDO2 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B. 11 OUT2 Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 17 NC - No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 20 OUT18 Output Complementary					
SD, dewce is shut down, differential outputs are dirwen ingl/iow, and the single- ended L/XCNOS outputs are driven low. When configured as CE, and outputs are disabled, the outputs can be selected by outputs are disabled, the outputs can be selected by outputs are disabled, the outputs can be selected by output as selected by OUT0_SEL_I2C8. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2C8. Weak internal pull down resistor. 10 VDD02 Power Configuration select pin, or I2C SCL input as selected by OUT0_SEL_I2C8. Weak internal pull down resistor. 11 OUT2 Output Output Output Cock 2. Please refer to the Output Invers section for more details. 12 OUT2B Output Configuration spower supply Connect to 1.8 to 3.3V. VDDA and VDDD more details. 14 NC No connect. 14 NC No connect. 17 NC No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT18 Output Couch 4. Please refer to the Output Drivers section for more details. 21 VDDA Power Anal	7		la a ut		
disabled, the outputs can be selected to be tri-stated or driven high/low, depending on the programming bits as shown in the SD/OE Pin Function Truth table. 8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SDL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDD02 Power Output more supply. Configuration select pin, or I2C SOL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 11 OUT2 Output Output more supply. Configuration select pin, or I2C SOL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 12 OUT2B Output Output more supply. Output Drivers section for more details. 14 NC - No connect. No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC - No connect. No connect. 17 NC - No connect. No connect. 18 VDDA Power	/	SD/OE	input	Pull-down	SD, device is shut down, differential outputs are driven high/low, and the single-
depending on the programming bits as shown in the SD/OE Pin Function Truth table. 8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SCL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDD02 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B. 11 OUT2 Output Output Clock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 21 VDD01 Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD omer details. 22 VDD0					ended LVCMOS outputs are driven low. When configured as OE, and outputs are
able. table. 8 SEL1/SDA Input Pull-down Configuration select pin, or 12C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or 12C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDD02 Power Output Dower supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B. 11 OUT2 Output Output Output Clock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 20 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDA Power Analog funct					disabled, the outputs can be selected to be tri-stated or driven high/low,
8 SEL1/SDA Input Pull-down Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SCL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDDO2 Power Output Doubut Output Concernence. Output Doubut Output Concernence. 11 OUT2 Output Output Cock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 20 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDA Power Analog functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the					depending on the programming bits as shown in the SD/OE Pin Function Truth
a SELVSDA Input Pull-down Weak internal pull down resistor. 9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SCL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDD02 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B. 11 OUT2 Output Output Clock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 20 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDA Power Analog functions power supply pin. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B. 22 V					
9 SEL0/SCL Input Pull-down Configuration select pin, or I2C SCL input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. 10 VDD02 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B. 11 OUT2 Output Output Divers section for more details. 12 OUT2B Output Configuration select to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC - No connect. 17 NC - No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDO1 Power Analog functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 22	8	SEL1/SDA	Input	Pull-down	
9 SELUSCL Input Poli-down 10 VDD02 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT28. 11 OUT2 Output Output Clock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC - No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Drovers upply. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 21 VDD01 Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied.					
10 VDD02 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B. 11 OUT2 Output Output Clock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 16 NC - No connect. 17 NC - No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 20 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDO1 Power Output Clock 1. Please refer to the Output Drivers section for more details. 22 VDD0 Power Output Clock 1. Please refer to the Output Drivers section for more details. 23 VDD00 Power	9	SEL0/SCL	Input	Pull-down	
10 VDD02 Power OUT2/OUT2B. 11 OUT2 Output Output Output Clock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC No connect. 14 NC No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC No connect. 17 NC No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDD01 Power Output Clock 1. Please refer to the Output Drivers section for more details. 22 VDD0 Power Output Clock 1. Please refer to the Output Drivers section for more details. 23 VDD0 Power Digital functions power supply connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1AB. 24 <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
11 OUT2 Output Output Clock 2. Please refer to the Output Drivers section for more details. 12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC - No connect. 17 NC - No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Complementary Output Clock 1. Please refer to the Output voltage levels for OUT1/OUT18. 21 VDD01 Power Output Output Clock 1. Please refer to the Output voltage levels for OUT1/OUT18. 22 VDD0 Power Output Dower supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT18. 23 VDD0 Power Digital functions power supply pin. Connect to 1.8 to 3.3V. Sets outp	10	VDDO2	Power		
12 OUT2B Output Complementary Output Clock 2. Please refer to the Output Drivers section for more details. 13 NC - No connect. 14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC - No connect. 17 NC - No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDD01 Power Output Output Clock 1. Please refer to the Output Drivers section for more details. 22 VDD0 Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDD0 Power Digital functions power supply pin for OUT_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output P	11		Output		
12 OUT2B Output more details. 13 NC No connect. 14 NC No connect. 14 NC No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC No connect. 17 NC No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Quput Clock 1. Please refer to the Output Drivers section for more details. 21 VDD01 Power Output Power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT18. 22 VDDD Power Should have the same voltage applied. 23 VDD00 Power Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Power supply pin for OUT0_SEL					
14 NC - No connect. 15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC - No connect. 17 NC - No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDD01 Power Output Output Clock 1. Please refer to the Output Drivers section for more details. 22 VDD0 Power Output power supply. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDD0 Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 24 OUT0_SELB_12C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_2CB or ot 1.8 to 3.3V. Sets output voltage levels for OUT0_SEL_2CB or ot 1.8 to 3.3V. Sets output voltage levels for OUT0_SEL_2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL input vol	12	OUT2B	Output		
15 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 16 NC No connect. 17 NC No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDO1 Power Output/OUT1B. 22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDDO Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 24 OUT0_SELB_I2C Input/Output Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 24 OUT0_SELB_I2C Input/Output Power Digital functions power supply pin. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0_SEL_I2CB. Is latched by the part and used to select the state of pins 8 and 9. If a weak pull up	13	NC			No connect.
15 VDDA Power should have the same voltage applied. 16 NC No connect. 17 NC No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDO1 Power Output Clock 1. Please refer to the Output voltage levels for OUT1/OUT18. 22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDD0 Power Digital functions power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	14	NC			No connect.
16 NC - No connect. 17 NC - No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDO1 Power Output Clock 1. Please refer to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B. 22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDDO Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 24 OUT0_SELB_I2C Power Digital functions power supply pin. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Pull-down vill be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At	15		Power		Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD
17 NC No connect. 18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDD01 Power Output Clock 1. Please refer to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B. 22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDDO Power Digital functions power supply pin. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0_SEL_I2CB. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed. 24 OUT0_SELB_I2C Input/Output Pull-down VICONOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25M	15		FOwer		should have the same voltage applied.
18 VDDA Power Analog functions power supply pin. Connect to 1.8V to 3.3V. VDDA and VDDD should have the same voltage applied. 19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDO1 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B. 22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDDO0 Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 24 VDD00 Power Digital functions power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin act					No connect.
18VDDAPowershould have the same voltage applied.19OUT1BOutputComplementary Output Clock 1. Please refer to the Output Drivers section for more details.20OUT1OutputOutputOutput Clock 1. Please refer to the Output Drivers section for more details.21VDDO1PowerOutput power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B.22VDDDPowerDigital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied.23VDD00PowerPower supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0.24OUT0_SELB_I2CInput/OutputPull-downLatched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin at a used to select. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	17	NC			
19 OUT1B Output Complementary Output Clock 1. Please refer to the Output Drivers section for more details. 20 OUT1 Output Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDD01 Power Output Clock 1. Please refer to the Output Drivers section for more details. 22 VDD0 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B. 23 VDD00 Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDD00 Power Digital functions power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	18	VDDA	Power		
19OUT1BOutputmore details.20OUT1OutputOutput Clock 1. Please refer to the Output Drivers section for more details.21VDD01PowerOutput power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B.22VDDDPowerDigital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied.23VDD00PowerPower supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0.24OUT0_SELB_I2CInput/OutputPull-downLatched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	_				
20 OUT1 Output Output Output Clock 1. Please refer to the Output Drivers section for more details. 21 VDDO1 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B. 22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDDO0 Power Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	19	OUT1B	Output		
21 VDDO1 Power Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B. 22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDDO0 Power Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.			Outruit		
21 VDDO1 Power OUT1/OUT1B. 22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDDO0 Power Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	20	0011	Output		
22 VDDD Power Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDB should have the same voltage applied. 23 VDDO0 Power Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	21	VDDO1	Power		
22 VDDD Power should have the same voltage applied. 23 VDD00 Power Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.					
23 VDDO0 Power Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0. 24 OUT0_SELB_I2C Input/Output Pull-down Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	22	VDDD	Power		
23 VDDOU Power voltage levels for OUT0. 24 VDT0_SELB_I2C Input/Output VDLOUTO Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.			D		
24 OUT0_SELB_I2C Input/Output Pull-down Pull-down Pull-down Pull-down OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	23	VDDO0	Power		
24 OUT0_SELB_I2C Input/Output Pull-down Pull-down Pull-down OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.					
24 OUT0_SELB_I2C Input/Output Pull-down Pull-down Pull-down (10Kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.					
24 OUT0_SELB_I2C Input/Output Pull-down will be configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.					
(10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	04		Input/Outrast		
act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.	24	OUIU_SELB_12C	input/Output	Puil-down	
a LVCMOS reference output which is the same frequency as the input reference. At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.					
At default, 25MHz integrated crystal is used so OUT0 will also be 25MHz.					
EPAD VEE Power Connect to ground had					
	EPAD	VEE	Power		Connect to ground pad.

PLL Features and Descriptions

Spread Spectrum

To help reduce electromagnetic interference (EMI), the 5P49V5933 supports spread spectrum modulation. The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI. The 5P49V5933 implements spread spectrum using the Fractional-N output divide, to achieve controllable modulation rate and spreading magnitude. The spread spectrum can be applied to any output clock, any clock frequency, and any spread amount from $\pm 0.25\%$ to $\pm 2.5\%$ center spread and -0.5% to -5% down spread.

Table 2: Loop Filter

PLL loop bandwidth range depends on the input reference frequency (Fref) and can be set between the loop bandwidth range as shown in the table below.

Input Reference Frequency–Fref (MHz)	Loop Bandwidth Min (kHz)	Loop Bandwidth Max (kHz)
1	40	126
350	300	1000

Table 3: Configuration Table

This table shows the SEL1, SEL0 settings to select the configuration stored in OTP. Four configurations can be stored in OTP. These can be factory programmed or user programmed.

OUT0_SEL_I2CB at POR	SEL1	SEL0	l ² C Access	REG0:7	Config
1	0	0	No	0	0
1	0	1	No	0	1
1	1	0	No	0	2
1	1	1	No	0	3
0	Х	Х	Yes	1	l ² C defaults
0	Х	Х	Yes	0	0

At power-up time, the SEL0 and SEL1 pins must be tied to either the VDDD/VDDA power supply so that they ramp with that supply or are tied low (this is the same as floating the pins). This will cause the register configuration to be loaded that is selected according to Table 3 above. Providing that OUT0_SEL_I2CB was 1 at POR and OTP register 0:7 = 0, after the first 10ms of operation the levels of the SELx pins can be changed, either to low or to the same level as VDDD/VDDA. The SELx pins must be driven with a digital signal of < 300ns Rise/Fall time and only a single pin can be changed at a time. After a pin level change, the device must not be interrupted for at least 1ms so that the new values have time to load and take effect. If OUT0_SEL_I2CB was 0 at POR, alternate configurations can only be loaded via the I2C interface.

Table 4: Input Clock Select

Input clock select. Selects the active input reference source in manual switchover mode.

0 = Integrated XTAL (default)

1 = CLKIN, CLKINB

CLKSEL Polarity can be changed by $\mathsf{I}^2\mathsf{C}$ programming as shown in the table below.

PRIMSRC	CLKSEL	Source
0	0	Integrated XTAL
0	1	CLKIN, CLKINB
1	0	CLKIN, CLKINB
1	1	Integrated XTAL

PRIMSRC is bit 1 of Register 0x13.

Reference Clock Input Pins and Selection

The 5P49V5933 by default uses an integrated 25MHz crystal as input reference. It also has a redundant external clock input. A glitchless manual switchover functions allows selection of either one as mentioned above as input reference during normal operation.

Either clock input can be set as the primary clock. The primary clock designation is to establish which is the main reference clock to the PLL. The non-primary clock is designated as the secondary clock in case the primary clock goes absent and a backup is needed. The PRIMSRC bit determines which clock input will be selected as primary clock. When PRIMSRC bit is "0", integrated crystal is selected as the primary clock, and when "1", (CLKIN, CLKINB) as the primary clock.

The two reference inputs can be manually selected using the CLKSEL pin. The SM bits must be set to "0x" for manual switchover which is detailed in Manual Switchover Mode section.

Manual Switchover Mode

When SM[1:0] is "0x", the redundant inputs are in manual switchover mode. In this mode, CLKSEL pin is used to switch between the primary and secondary clock sources. The primary and secondary clock source setting is determined by the PRIMSRC bit. During the switchover, no glitches will occur at the output of the device, although there may be frequency and phase drift, depending on the exact phase and frequency relationship between the primary and secondary clocks.

OTP Interface

The 5P49V5933 can also store its configuration in an internal OTP. The contents of the device's internal programming registers can be saved to the OTP by setting burn_start (W114[3]) to high and can be loaded back to the internal programming registers by setting usr_rd_start(W114[0]) to high.


To initiate a save or restore using I^2C , only two bytes are transferred. The Device Address is issued with the read/write bit set to "0", followed by the appropriate command code. The save or restore instruction executes after the STOP condition is issued by the Master, during which time the 5P49V5933 will not generate Acknowledge bits. The 5P49V5933 will acknowledge the instructions after it has completed execution of them. During that time, the I^2C bus should be interpreted as busy by all other users of the bus.

On power-up of the 5P49V5933, an automatic restore is performed to load the OTP contents into the internal programming registers. The 5P49V5933 will be ready to accept a programming instruction once it acknowledges its 7-bit I²C address.

Availability of Primary and Secondary I²C addresses to allow programming for multiple devices in a system. The I²C slave address can be changed from the default 0xD4 to 0xD0 by programming the I2C_ADDR bit D0. *VersaClock 5 Programming Guide* provides detailed I²C programming guidelines and register map.

SD/OE Pin Function

The polarity of the SD/OE signal pin can be programmed to be either active HIGH or LOW with the SP bit (W16[1]). When SP is "0" (default), the pin becomes active LOW and when SP is "1", the pin becomes active HIGH. The SD/OE pin can be configured as either to shutdown the PLL or to enable/disable the outputs. The SH bit controls the configuration of the SD/OE pin The SH bit needs to be high for SD/OE pin to be configured as SD.



When configured as SD, device is shut down, differential outputs are driven High/low, and the single-ended LVCMOS outputs are driven low. When configured as OE, and outputs are disabled, the outputs are driven high/low.

Table 5: SD/OE Pin Function Truth Table

SH bit	SP bit	OSn bit	OEn bit	SD/OE	OUTn
0	0	0	х	х	Tri-state ²
0	0	1	0	х	Output active
0	0	1	1	0	Output active
0	0	1	1	1	Output driven High Low
0	1	0	х	х	Tri-state ²
0	1	1	0	х	Output active
0	1	1	1	0	Output driven High Low
0	1	1	1	1	Output active
1	0	0	х	0	Tri-state ²
1	0	1	0	0	Output active
1	0	1	1	0	Output active
1	1	0	х	0	Tri-state ²
1	1	1	0	0	Output active
1	1	1	1	0	Output driven High Low
1	х	х	х	1	Output driven High Low ¹

Note 1 : Global Shutdown

Note 2 : Tri-state regardless of OEn bits

Output Alignment

Each output divider block has a synchronizing POR pulse to provide startup alignment between outputs. This allows alignment of outputs for low skew performance. The phase alignment works both for integer output divider values and for fractional output divider values.

Besides the POR at power-up, the same synchronization reset is also triggered when switching between configurations with the SEL0/1 pins. This ensures that the outputs remain aligned in every configuration. This reset causes the outputs to suspend for a few hundred microseconds so the switchover is not glitch-less. The reset can be disabled for applications where glitch-less switch over is required and alignment is not critical.

When using I^2C to reprogram an output divider during operation, alignment can be lost. Alignment can be restored by manually triggering the reset through I^2C .

When alignment is required for outputs with different frequencies, the outputs are actually aligned on the falling edges of each output by default. Rising edge alignment can also be achieved by utilizing the programmable skew feature to delay the faster clock by 180 degrees. The programmable skew feature also allows for fine tuning of the alignment.

For details of register programming, please see <u>VersaClock 5</u> <u>Family Register Descriptions and Programming Guide</u> for details.

Output Divides

Each of the four output divides are comprised of a 12-bit integer counter, and a 24-bit fractional counter. The output divide can operate in integer divide only mode for improved performance, or utilize the fractional counters to generate any frequency with a synthesis accuracy better than 50ppb.

The output divide also has the capability to apply a spread modulation to the output frequency. Independent of output frequency, a triangle wave modulation between 30 and 63kHz may be generated.

Output Skew

For outputs that share a common output divide value, there will be the ability to skew outputs by quadrature values to minimize interaction on the PCB. The skew on each output can be adjusted from 0 to 360 degrees. Skew is adjusted in units equal to 1/32 of the VCO period. So, for 100MHz output and a 2800MHz VCO, you can select how many 11.161ps units you want added to your skew (resulting in units of 0.402 degrees). For example, 0, 0.402, 0.804, 1.206, 1.408, and so on. The granularity of the skew adjustment is always dependent on the VCO period and the output period.

Output Drivers

The OUT1 to OUT4 clock outputs are provided with register-controlled output drivers. By selecting the output drive type in the appropriate register, any of these outputs can support LVCMOS, LVPECL, HCSL or LVDS logic levels

The operating voltage ranges of each output is determined by its independent output power pin (V_{DDO}) and thus each can have different output voltage levels. Output voltage levels of 2.5V or 3.3V are supported for differential HCSL, LVPECL operation, and 1.8V, 2.5V, or 3.3V are supported for LVCMOS and differential LVDS operation.

Each output may be enabled or disabled by register bits. When disabled an output will be in a logic 0 state as determined by the programming bit table shown on page 6.

LVCMOS Operation

When a given output is configured to provide LVCMOS levels, then both the OUTx and OUTxB outputs will toggle at the selected output frequency. All the previously described configuration and control apply equally to both outputs. Frequency, phase alignment, voltage levels and enable / disable status apply to both the OUTx and OUTxB pins. The OUTx and OUTxB outputs can be selected to be phase-aligned with each other or inverted relative to one another by register programming bits. Selection of phase-alignment may have negative effects on the phase noise performance of any part of the device due to increased simultaneous switching noise within the device.

Device Hardware Configuration

The 5P49V5933 supports an internal One-Time Programmable (OTP) memory that can be pre-programmed at the factory with up to 4 complete device configuration.

These configurations can be over-written using the serial interface once reset is complete. Any configuration written via the programming interface needs to be re-written after any power cycle or reset. Contact IDT if a specific factory-programmed configuration is desired.

Device Start-up & Reset Behavior

The 5P49V5933 has an internal power-up reset (POR) circuit. The POR circuit will remain active for a maximum of 10ms after device power-up.


Upon internal POR circuit expiring, the device will exit reset and begin self-configuration.

The device will load internal registers according to Table 3.

Once the full configuration has been loaded, the device will respond to accesses on the serial port and will attempt to lock the PLL to the selected source and begin operation.

Power-Up Ramp Sequence

VDDA and VDDD must ramp up together. VDDO0–2 must ramp up before, or concurrently with, VDDA and VDDD. All power supply pins must be connected to a power rail even if the output is unused. All power supplies must ramp in a linear fashion and ramp monotonically.



I²C Mode Operation

The device acts as a slave device on the I²C bus using one of the two I²C addresses (0xD0 or 0xD4) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations. Two address bytes specify the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.

For full electrical I²C compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-down resistors have a size of $100k\Omega$ typical.

Curr	ent Read																
S	Dev Addr + R	А	Data 0	А	Data 1	A	000	А	Data n	Abar	Р						
Seq	uential Read																
s	Dev Addr + W	A	Reg start Addr	A	Sr	Dev Ac	ldr + R	A	Data 0	A	Data 1	A	000	А	Data n	Abar	Р
Sequ	ential Write																
S	Dev Addr + W	A	Reg start Addr	A	Dat	a 0	A	Data 1	A	000	A Data	n	A P				
	from master from slave to			Sr = A = Aba	start = repeate acknowl ar= none stop	edge	ledge										

I²C Slave Read and Write Cycle Sequencing

Table 6: I²C Bus DC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIH	Input HIGH Level	For SEL1/SDA pin	0.7xVDDD		5.5 ²	V
VILL		and SEL0/SCL pin	0.720000		5.5	v
VIL	Input LOW Level	For SEL1/SDA pin	GND-0.3		0.3xVDDD	V
VIL		and SEL0/SCL pin	GND-0.5		0.5X V D D D	v
VHYS	Hysteresis of Inputs		0.05xVDDD			V
IIN	Input Leakage Current		-1		30	μA
VOL	Output LOW Voltage	IOL = 3mA			0.4	V

Table 7: I²C Bus AC Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
FSCLK	Serial Clock Frequency (SCL)	10		400	kHz
tBUF	Bus free time between STOP and START	1.3			μs
tSU:START	Setup Time, START	0.6			μs
tHD:START	Hold Time, START	0.6			μs
tSU:DATA	Setup Time, data input (SDA)	0.1			μs
tHD:DATA	Hold Time, data input (SDA) 1	0			μs
tOVD	Output data valid from clock			0.9	μs
CB	Capacitive Load for Each Bus Line			400	pF
tR	Rise Time, data and clock (SDA, SCL)	20 + 0.1xCB		300	ns
tF	Fall Time, data and clock (SDA, SCL)	20 + 0.1xCB		300	ns
tHIGH	HIGH Time, clock (SCL)	0.6			μs
tLOW	LOW Time, clock (SCL)	1.3			μs
tSU:STOP	Setup Time, STOP	0.6			μs

Note 1: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V_{IH}(MIN) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 2: I²C inputs are 5V tolerant.

Table 8: Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 5P49V5933. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, V _{DDA,} V _{DDD,} V _{DDO}	3.465V
Inputs CLKIN, CLKINB Other inputs	0V to 1.2V voltage swing single-ended -0.5V to V _{DDD}
Outputs, V _{DDO} (LVCMOS)	-0.5V to V _{DDO} + 0.5V
Outputs, I _O (SDA)	10mA
Package Thermal Impedance, θ_{JA}	62°C/W (0 mps)
Package Thermal Impedance, θ_{JC}	55°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C
ESD Human Body Model	2000V
Junction Temperature	125°C

Table 9: Recommended Operation Conditions

Symbol	Parameter	Min	Тур	Max	Unit
V _{DDOX}	Power supply voltage for supporting 1.8V outputs.	1.71	1.8	1.89	V
V _{DDOX}	Power supply voltage for supporting 2.5V outputs.	2.375	2.5	2.625	V
V _{DDOX}	Power supply voltage for supporting 3.3V outputs.	3.135	3.3	3.465	V
V _{DDD}	Power supply voltage for core logic functions.	1.71		3.465	V
V _{DDA}	Analog power supply voltage. Use filtered analog power supply.	1.71		3.465	V
Τ _Α	Operating temperature, ambient.	-40		+85	°C
C _{LOAD_OUT}	Maximum load capacitance (3.3V LVCMOS only).			15	pF
F _{IN}	Integrated reference crystal.		25		MHz
	External reference clock CLKIN, CLKINB.	1		350	
t _{PU}	Power-up time for all V_{DD} s to reach minimum specified voltage (power ramps must be monotonic).	0.05		5	ms

Note: $V_{DDO}1$ and $V_{DDO}2$ must be powered on either before or simultaneously with V_{DDD} , V_{DDA} and $V_{DDO}0$.

Table 10:Input Capacitance, LVCMOS Output Impedance, and Internal Pull-down Resistance $(T_A$ = +25 $^\circ\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
	Input Capacitance (CLKIN, CLKINB, CLKSEL, SD/OE,				
CIN	SEL1/SDA, SEL0/SCL)		3	7	pF
	CLKSEL, SD/OE, SEL1/SDA, SEL0/SCL, CLKIN, CLKINB,				
Pull-down Resistor	OUT0_SEL_I2CB	100		300	kΩ
ROUT	LVCMOS Output Driver Impedance (VDDO = 1.8V, 2.5V, 3.3V)		17		Ω

Table 11:DC Electrical Characteristics

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
lddcore ³	Core Supply Current	100 MHz on all outputs, 25 MHz REFCLK		30	34	mA
		LVPECL, 350MHz, 3.3V VDDOx		42	47	mA
		LVPECL, 350MHz, 2.5V VDDOx		37	42	mA
		LVDS, 350MHz, 3.3V VDDOx		18	21	mA
		LVDS, 350MHz, 2.5V VDDOx		17	20	mA
		LVDS, 350MHz, 1.8V VDDOx		16	19	mA
		HCSL, 250MHz, 3.3V VDDOx, 2 pF load		29	33	mA
lddox	Output Buffer Supply Current	HCSL, 250MHz, 2.5V VDDOx, 2 pF load		28	33	mA
		LVCMOS, 50MHz, 3.3V, VDDOx ^{1,2}		16	18	mA
		LVCMOS, 50MHz, 2.5V, VDDOx ^{1,2}		14	16	mA
		LVCMOS, 50MHz, 1.8V, VDDOx ^{1,2}		12	14	mA
		LVCMOS, 200MHz, 3.3V VDDOx ¹		36	42	mA
		LVCMOS, 200MHz, 2.5V VDDOx ^{1,2}		27	32	mA
		LVCMOS, 200MHz, 1.8V VDDOx ^{1,2}		16	19	mA
lddpd	Power Down Current	SD asserted, I2C programming		10	14	mA

1. Single CMOS driver active.

2. Measured into a 5" 50 Ohm trace with 2 pF load.

3. Iddcore = IddA+ IddD, no loads.

Table 12:Electrical Characteristics – Differential Clock Input Parameters ^{1,2} (Supply
Voltage V_{DDA}, V_{DDD}, V_{DDO}0 = 3.3V ±5%, 2.5V ±5%, 1.8V ±5%, T_A = -40°C to +85°C)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VIH	Input High Voltage - CLKIN, CLKINE	Single-ended input	0.55		1.7	V
VIL	Input Low Voltage - CLKIN, CLKINB	Single-ended input	GND - 0.3		0.4	V
VSWING	Input Amplitude - CLKIN, CLKINB	Peak to Peak value, single-ended	200		1200	mV
dv/dt	Input Slew Rate - CLKIN, CLKINB	Measured differentially	0.4		8	V/ns
IIL	Input Leakage Low Current	VIN = GND	-5		5	μA
IIH	Input Leakage High Current	VIN = 1.7V			20	μA
dTIN	Input Duty Cycle	Measurement from differential waveform	45		55	%

1. Guaranteed by design and characterization, not 100% tested in production.

2. Slew rate measured through ±75mV window centered around differential zero.

Table 13:DC Electrical Characteristics for 3.3V LVCMOS (V_{DDO} = 3.3V ±5%, T_A = -40°C to +85°C)¹

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VOH	Output HIGH Voltage	IOH = -15mA	2.4		VDDO	V
VOL	Output LOW Voltage	IOL = 15mA			0.4	V
IOZDD	Output Leakage Current (OUT1~4)	Tri-state outputs, VDDO = 3.465V			5	μA
IOZDD	Output Leakage Current (OUT0)	Tri-state outputs, VDDO = 3.465V			30	μA
VIH	Input HIGH Voltage	Single-ended inputs - CLKSEL, SD/OE	0.7xVDDD		VDDD + 0.3	V
VIL	Input LOW Voltage	Single-ended inputs - CLKSEL, SD/OE	GND - 0.3		0.3xVDDD	V
VIH	Input HIGH Voltage	Single-ended input OUT0_SEL_I2CB	2		VDDO0 + 0.3	V
VIL	Input LOW Voltage	Single-ended input OUT0_SEL_I2CB	GND - 0.3		0.4	V
Tr/Tf	Input Rise/Fall Time	CLKSEL, SD/OE, SEL1/SDA, SEL0/SCL			300	ns

1. See "Recommended Operating Conditions" table.

Table 14:DC Electrical Characteristics for 2.5V LVCMOS (V_{DDO} = 2.5V ±5%, T_A = -40°C to +85°C)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VOH	Output HIGH Voltage	IOH = -12mA	0.7xVDDO			V
VOL	Output LOW Voltage	IOL = 12mA			0.4	V
IOZDD	Output Leakage Current (OUT1~4)	Tri-state outputs, VDDO = 2.625V			5	μA
IOZDD	Output Leakage Current (OUT0)	Tri-state outputs, VDDO = 2.625V			30	μA
VIH	Input HIGH Voltage	Single-ended inputs - CLKSEL, SD/OE	0.7xVDDD		VDDD + 0.3	V
VIL	Input LOW Voltage	Single-ended inputs - CLKSEL, SD/OE	GND - 0.3		0.3xVDDD	V
VIH	Input HIGH Voltage	Single-ended input OUT0_SEL_I2CB	1.7		VDDO0 + 0.3	V
VIL	Input LOW Voltage	Single-ended input OUT0_SEL_I2CB	GND - 0.3		0.4	V
TR/TF	Input Rise/Fall Time	CLKSEL, SD/OE, SEL1/SDA, SEL0/SCL			300	ns

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VOH	Output HIGH Voltage	IOH = -8mA	0.7 xVDDO		VDDO	V
VOL	Output LOW Voltage	IOL = 8mA			0.25 x VDDO	V
IOZDD	Output Leakage Current (OUT1~4)	Tri-state outputs, VDDO = 3.465V			5	μA
IOZDD	Output Leakage Current (OUT0)	Tri-state outputs, VDDO = 3.465V			30	μA
VIH	Input HIGH Voltage	Single-ended inputs - CLKSEL, SD/OE	0.7 * VDDD		VDDD + 0.3	V
VIL	Input LOW Voltage	Single-ended inputs - CLKSEL, SD/OE	GND - 0.3		0.3 * VDDD	V
VIH	Input HIGH Voltage	Single-ended input OUT0_SEL_I2CB	0.65 * VDDO0		VDDO0 + 0.3	V
VIL	Input LOW Voltage	Single-ended input OUT0_SEL_I2CB	GND - 0.3		0.4	V
TR/TF	Input Rise/Fall Time	CLKSEL, SD/OE, SEL1/SDA, SEL0/SCL			300	ns

Table 15:DC Electrical Characteristics for 1.8V LVCMOS (V_{DDO} = 1.8V ±5%, T_A = -40°C to +85°C)

Table 16:DC Electrical Characteristics for LVDS(V_{DDO} = 3.3V ±5% or 2.5V ±5%, T_A = -40°C to +85°C)

Symbol	Parameter	Min	Тур	Max	Unit
V _{OT} (+)	Differential Output Voltage for the TRUE binary state	247		454	mV
V _{OT} (-)	Differential Output Voltage for the FALSE binary state	-247		-454	mV
$\triangle V_{OT}$	Change in V _{OT} between Complimentary Output States			50	mV
V _{OS}	Output Common Mode Voltage (Offset Voltage)	1.125	1.25	1.375	V
$ riangle v_{OS}$	Change in V _{OS} between Complimentary Output States			50	mV
I _{OS}	Outputs Short Circuit Current, V_{OUT} + or V_{OUT} - = 0V or V_{DDO}		9	24	mA
I _{OSD}	Differential Outputs Short Circuit Current, V_{OUT} + = V_{OUT} -		6	12	mA

Table 17:DC Electrical Characteristics for LVDS (V_{DDO} = 1.8V ±5%, T_A = -40°C to +85°C)

Symbol	Parameter	Min	Тур	Max	Unit
V _{OT} (+)	Differential Output Voltage for the TRUE binary state	247		454	mV
V _{OT} (-)	Differential Output Voltage for the FALSE binary state	-247		-454	mV
∆V _{OT}	Change in V _{OT} between Complimentary Output States			50	mV
V _{OS}	Output Common Mode Voltage (Offset Voltage)	0.8	0.875	0.95	V
∆V _{OS}	Change in V _{OS} between Complimentary Output States			50	mV
I _{OS}	Outputs Short Circuit Current, V_{OUT} + or V_{OUT} - = 0V or V_{DDO}		9	24	mA
I _{OSD}	Differential Outputs Short Circuit Current, V_{OUT} + = V_{OUT} -		6	12	mA

Table 18:DC Electrical Characteristics for LVPECL (V_{DDO} = 3.3V ±5% or 2.5V ±5%, T_A = -40°C to +85°C)

Symbol	Parameter		Тур	Max	Unit
V _{OH}	Output Voltage HIGH, terminated through 50 Ω tied to V_DD - 2 V	V _{DDO} - 1.19		V _{DDO} - 0.69	V
V _{OL}	Output Voltage LOW, terminated through 50 Ω tied to V_DD - 2 V	V _{DDO} - 1.94		V _{DDO} - 1.4	V
V _{SWING}	Peak-to-Peak Output Voltage Swing	0.55		0.993	V

Table 19:Electrical Characteristics – DIF 0.7V Low Power HCSL Differential Outputs

Symbol	Parameter	Conditions	Min	Тур	Max	Units	Notes
dV/dt	Slew Rate	Scope averaging on	1		4	V/ns	1,2,3
∆dV/dt	Slew Rate	Scope averaging on			20	%	1,2,3
VHIGH	Voltage High	Statistical measurement on single-ended signal using oscilloscope math function	660		850	mV	1,6,7
VLOW	Voltage Low	(Scope averaging ON)	-150		150	mV	1,6
VMAX	Maximum Voltage	Measurement on single-ended signal using			1150	mV	1
VMIN	Minimum Voltage	absolute value (Scope averaging off)	-300			mV	1
VSWING	Voltage Swing	Scope averaging off	300			mV	1,2,6
VCROSS	Crossing Voltage Value	Scope averaging off	250		550	mV	1,4,6
∆VCROSS	Crossing Voltage variation	Scope averaging off			140	mV	1,5

1. Guaranteed by design and characterization. Not 100% tested in production.

2. Measured from differential waveform.

 Slew rate is measured through the V_{SWING} voltage range centered around differential 0V. This results in a ±150mV window around differential 0V.

4. V_{CROSS} is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

5. The total variation of all V_{CROSS} measurements in any particular system. Note that this is a subset of V_{CROSS} min/max (V_{CROSS} absolute) allowed. The intent is to limit V_{CROSS} induced modulation by setting ΔV_{CROSS} to be smaller than V_{CROSS} absolute.

6. Measured from single-ended waveform.

7. Measured with scope averaging off, using statistics function. Variation is difference between minimum and maximum.

Table 20:AC Timing Electrical Characteristics

 $(V_{DDO} = 3.3V + 5\% \text{ or } 2.5V + 5\% \text{ or } 1.8V \pm 5\%, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

(Spread spectrum generation = OFF)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
fIN ¹	Input Frequency	Input frequency limit (CLKIN, CLKINB)	1		350	MHz
fOUT	Output Frequency	Single ended clock output limit (LVCMOS)	1		200	MHz
1001		Differential cock output limit (LVPECL/ LVDS/HCSL)	1		350	
fVCO	VCO Frequency	VCO operating frequency range	2600		2900	MHz
fPFD	PFD Frequency	PFD operating frequency range	1 ¹		150	MHz
fBW	Loop Bandwidth	Input frequency = 25MHz	0.06		0.9	MHz
t2	Input Duty Cycle	Duty Cycle	45	50	55	%
		Measured at VDD/2, all outputs except Reference output OUT0, VDDOX = 2.5V or 3.3V	45	50	55	%
t3 ⁵	Output Duty Cycle Measured at VDD/2, all outputs except Reference output OUT0, VDDOX = 1.8V Measured at VDD/2, Reference output OUT0 (5MHz - 120MHz) with 50% duty cycle input	40	50	60	%	
13		40	50	60	%	
		Measured at VDD/2, Reference output OUT0 (150.1MHz - 200MHz) with 50% duty cycle input	30	50	70	%
	Slew Rate, SLEW[1:0] = 00			2.2		
	Slew Rate, SLEW[1:0] = 01	Single-ended 3.3V LVCMOS output clock rise and fall time, 20% to 80% of VDDO	1.2	2.3		
	Slew Rate, SLEW[1:0] = 10	(Output Load = 5 pF) VDDOX = 3.3V	1.3	2.4]
	Slew Rate, SLEW[1:0] = 11		1.7	2.7		
	Slew Rate, SLEW[1:0] = 00	Circle and d C (1) (1) (2000 output clearly rise and fell time. 200/ to	0.6	1.3]
t4 ²	Slew Rate, SLEW[1:0] = 01	Single-ended 2.5V LVCMOS output clock rise and fall time, 20% to 80% of VDDO	0.7	1.4		V/ns
14	Slew Rate, SLEW[1:0] = 10	(Output Load = 5 pF) VDDOX = 2.5V	0.6	1.4		V/113
	Slew Rate, SLEW[1:0] = 11		1.0	1.7		
	Slew Rate, SLEW[1:0] = 00	Cincle and at 01/11/CMOS output cleak rise and fall time. 200/ to	0.3	0.7		
	Slew Rate, SLEW[1:0] = 01	Single-ended 1.8V LVCMOS output clock rise and fall time, 20% to 80% of VDDO	0.4	0.8		
	Slew Rate, SLEW[1:0] = 10	(Output Load = 5 pF) VDDOX=1.8V	0.4	0.9		
	Slew Rate, SLEW[1:0] = 11		0.7	1.2		
	Rise Times	LVDS, 20% to 80%		300		
t5	Fall Times	LVDS, 80% to 20%		300		ps
10	Rise Times	LVPECL, 20% to 80%		400		P3
	Fall Times	LVPECL, 80% to 20%		400		

		Cycle-to-Cycle jitter (Peak-to-Peak), multiple output frequencies switching, differential outputs (1.8V to 3.3V nominal output voltage) OUT0 = 25MHz OUT1 = 100MHz OUT2 = 125MHz	46		ps
		Cycle-to-Cycle jitter (Peak-to-Peak), multiple output frequencies switching, LVCMOS outputs (1.8 to 3.3V nominal output voltage) OUT0 = 25MHz OUT1 = 100MHz OUT2 = 125MHz	74		ps
t6	Clock Jitter	RMS Phase Jitter (12kHz to 5MHz integration range) reference clock (OUT0), 25MHz LVCMOS outputs (1.8 to 3.3V nominal output voltage). OUT0 = 25MHz OUT1 = 100MHz OUT2 = 125MHz	0.5		ps
		output, VDDO = 3.465V, 25MHz crystal, 156.25MHz output frequency OUT0 = 25MHz OUT1 = 100MHz OUT2 = 125MHz	0.75	1.5	ps
t7	Output Skew	Skew between the same frequencies, with outputs using the same driver format and phase delay set to 0 ns.	75		ps
t8 ³	Startup Time	PLL lock time from power-up, measured after all VDD's have raised above 90% of their target value.		10	ms
t9 ⁴	Startup Time	PLL lock time from shutdown mode.	3	4	ms
		Initial frequency accuracy.	±2		
t10	Frequency Stability	Frequency stability over temperature.		±20	ppm
		Aging per year.		±2	

1. Practical lower frequency is determined by loop filter settings.

2. A slew rate of 2.75V/ns or greater should be selected for output frequencies of 100MHz or higher.

3. Includes loading the configuration bits from EPROM to PLL registers. It does not include EPROM programming/write time.

4. Actual PLL lock time depends on the loop configuration.

5. Duty Cycle is only guaranteed at max slew rate settings.

Table 21:PCI Express Jitter Specifications (V_{DDO} = 3.3V ±5% or 2.5V ±5%, T_A = -40°C to +85°C)

Symbol	Parameter	Conditions	Min	Тур	Max	PCIe Industry Specification	Units	Notes
t _J (PCle Gen1)	Phase Jitter Peak-to-Peak	f = 100MHz, 25MHz crystal input evaluation band: 0Hz - Nyquist (clock frequency/2)		30		86	ps	1,4
^t REFCLK_HF_RMS (PCIe Gen2)	Phase Jitter RMS	<i>f</i> = 100MHz, 25MHz crystal input high band: 1.5MHz - Nyquist (clock frequency/2)		2.56		3.10	ps	2,4
t _{REFCLK_LF_RMS} (PCIe Gen2)	Phase Jitter RMS	f = 100MHz, 25MHz crystal input low band: 10kHz - 1.5MHz		0.27		3.0	ps	2,4
t _{REFCLK_RMS} (PCIe Gen3)	Phase Jitter RMS	f = 100MHz, 25MHz crystal input evaluation band: 0Hz - Nyquist (clock frequency/2)		0.8		1.0	ps	3,4

Note: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

1. Peak-to-Peak jitter after applying system transfer function for the Common Clock architecture. Maximum limit for PCI Express Gen1.

RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Gen2 is 3.1ps RMS for t_{REFCLK_HF_RMS} (High Band) and 3.0ps RMS for t_{REFCLK_LF_RMS} (Low Band).
 RMS jitter after applying system transfer function for the common clock architecture. This specification is based on the PCI_Express_Base_r3.0 10 Nov, 2010 specification, and is subject to change pending the final release version of the specification.

4. This parameter is guaranteed by characterization. Not tested in production.

Table 22: Jitter Specifications ^{1,2,3}

(VDDx = 3.3V+5% or 2.5V+5%, TA = -40°C to +85°C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
GbE Random Jitter (12kHz–20MHz) ⁴	J_{GbE}	Crystal in = 25MHz, All CLKn at 125MHz⁵	-	0.79	0.95	ps
GbE Random Jitter (1.875–20MHz)	R_{JGbE}	Crystal in = 25MHz, All CLKn at 125MHz⁵	-	0.32	0.5	ps
OC-12 Random Jitter (12kHz–5MHz)	J _{OC12}	CLKIN = 19.44MHz, All CLKn at 155.52MHz ⁵	-	0.69	0.95	ps
PCI Express 1.1 Common Clocked		Total Jitter ⁶	-	9.1	12	ps
PCI Express 2.1 Common Clocked		RMS Jitter ⁶ , 10 kHz to 1.5MHz	-	0.1	0.3	ps
		RMS Jitter ⁶ , 1.5MHz to 50MHz	-	0.9	1.1	ps
PCI Express 3.0 Common Clocked		RMS Jitter ⁶	-	0.2	0.4	ps

Notes:

¹ All measurements with spread spectrum Off.

² For best jitter performance, keep the single ended clock input slew rates at more than 1.0V/ns and the differential clock input slew rates more than 0.3V/ns.

³ All jitter data in this table is based upon all output formats being differential. When single-ended outputs are used, there is the potential that the output jitter may increase due to the nature of single-ended outputs. If your configuration implements any single-ended output and any output is required to have jitter less than 3 ps rms, contact IDT for support to validate your configuration and ensure the best jitter performance. In many configurations, CMOS outputs have little to no effect upon jitter.

 $^{\rm 4}$ DJ for PCl and GbE is < 5ps p-p.


⁵ Output FOD in Integer mode.


⁶ All output clocks 100MHz HCSL format. Jitter is from the PCIE jitter filter combination that produces the highest jitter. Jitter is measured with the Intel Clock Jitter Tool, Ver. 1.6.6.

	• •	•				
Symbol	Parameter	Description	Min	Тур	Max	Unit
f _{OUT}	Output Frequency	Output frequency range	5		300	MHz
f _{MOD}	Mod Frequency	Modulation frequency		30 to 63	3	kHz
f _{SPREAD}	Spread Value	Amount of spread value (programmable) – center spread	±0.25	5% to ±	2.5%	%f _{OUT}
		Amount of spread value (programmable) – down spread	-0.	5% to -	5%	1

Table 23:Spread Spectrum Generation Specifications


Test Circuits and Loads





Test Circuits and Loads for Outputs

Typical Phase Noise at 100MHz (3.3V, 25°C)



NOTE: All outputs operational at 100MHz, phase noise plot with spurs on.

5P49V5933 Application Schematic

The following figure shows an example of 5P49V5933 application schematic. Input and output terminations shown are intended as examples only and may not represent the exact user configuration. In this example, the device is operated at V_{DDD} , V_{DDA} = 3.3V. The decoupling capacitors should be located as close as possible to the power pin. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.


As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. 5P49V5933 provides separate power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uf capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

RENESAS




© 2019 Renesas Electronics Corporation

5P49V5933 DATASHEET

CLKIN Equivalent Schematic

Figure *CLKIN Equivalent Schematic* below shows the basis of the requirements on VIH max, VIL min and the 1200mV p-p single-ended Vswing maximum.


- The CLKIN and CLKINB Vih max spec comes from the cathode voltage on the input ESD diodes D2 and D4, which are referenced to the internal 1.2V supply. CLKIN or CLKINB voltages greater than 1.2V + 0.5V = 1.7V will be clamped by these diodes. CLKIN and CLKINB input voltages less than -0.3V will be clamped by diodes D1 and D3.
- The 1.2V p-p maximum Vswing input requirement is determined by the internally regulated 1.2V supply for the actual clock receiver. This is the basis of the Vswing specification in Table 13.



CLKIN Equivalent Schematic

Wiring the Differential Input to Accept Single-Ended Levels

Figure Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels shows how a differential input can be wired to accept single-ended levels. This configuration has three properties; the total output impedance of Ro and Rs matches the 50Ω transmission line impedance, the Vrx voltage is generated at the CLKIN inputs which maintains the LVCMOS driver voltage level across the transmission line for best S/N and the R1–R2 voltage divider values ensure that Vrx p-p at CLKIN is less than the maximum value of 1.2V.



Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

Table 24 Nominal Voltage Divider Values vs Driver VDD shows resistor values that ensure the maximum drive level for the CLKIN port is not exceeded for all combinations of 5% tolerance on the driver VDD, the VersaClock Vddo_0 and 5% resistor tolerances. The values of the resistors can be


adjusted to reduce the loading for slower and weaker LVCMOS driver by increasing the impedance of the R1–R2 divider. To assist this assessment, the total load on the driver is included in the table.

Table 24: Nominal Voltage Divider Values vs Driver VDD

LVCMOS Driver VDD	Ro+Rs	R1	R2	Vrx (peak)	Ro+Rs+R1+R2
3.3	50.0	130	75	0.97	255
2.5	50.0	100	100	1.00	250
1.8	50.0	62	130	0.97	242

HCSL Differential Clock Input Interface

CLKIN/CLKINB will accept DC coupled HCSL signals.




CLKIN, CLKINB Input Driven by an HCSL Driver


3.3V Differential LVPECL Clock Input Interface

The logic levels of 3.3V LVPECL and LVDS can exceed VIH max for the CLKIN/B pins. Therefore the LVPECL levels must be AC coupled to the VersaClock differential input and the DC bias restored with external voltage dividers. A single table of

bias resistor values is provided below for both for 3.3V LVPECL and LVDS. Vbias can be VDDD, V_{DDOX} or any other available voltage at the VersaClock receiver that is most conveniently accessible in layout.



CLKIN, CLKINB Input Driven by a 3.3V LVPECL Driver




CLKIN, CLKINB Input Driven by an LVDS Driver

Table 25: Bias Resistors for 3.3V LVPECL and LVDS Drive to CLKIN/B

Vbias (V)	Rpu1/2 (kohm)	CLKIN/B Bias Voltage (V)
3.3	22	0.58
2.5	15	0.60
1.8	10	0.58

2.5V Differential LVPECL Clock Input Interface

The maximum DC 2.5V LVPECL voltage meets the VIH max CLKIN requirement. Therefore 2.5V LVPECL can be connected directly to the CLKIN terminals without AC coupling




CLKIN, CLKINB Input Driven by a 2.5V LVPECL Driver

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90Ω . and 132Ω . The actual value should be selected to match the differential impedance (Zo) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. The standard termination schematic as shown in figure *Standard Termination* or the termination of figure *Optional Termination* can be used, which uses a center tap capacitance to help filter


common mode noise. The capacitor value should be approximately 50pF. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the IDT LVDS output. If using a non-standard termination, it is recommended to contact IDT and confirm that the termination will function as intended. For example, the LVDS outputs cannot be AC coupled by placing capacitors between the LVDS outputs and the 100 Ω shunt load. If AC coupling is required, the coupling caps must be placed between the 100 Ω shunt termination and the receiver. In this manner the termination of the LVDS output remains DC coupled.




Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. The figures below show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




3.3V LVPECL Output Termination (1)




3.3V LVPECL Output Termination (2)

Termination for 2.5V LVPECL Outputs


Figures 2.5V LVPECL Driver Termination Example (1) and (2) show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to $V_{DDO} - 2V$. For $V_{DDO} = 2.5V$, the $V_{DDO} - 2V$ is very close to ground level. The R3 in Figure 2.5V LVPECL Driver Termination Example (3) can be eliminated and the termination is shown in example (2).



2.5V LVPECL Driver Termination Example (1)



2.5V LVPECL Driver Termination Example (2)



2.5V LVPECL Driver Termination Example (3)

PCI Express Application Note

PCI Express jitter analysis methodology models the system response to reference clock jitter. The block diagram below shows the most frequently used Common Clock Architecture in which a copy of the reference clock is provided to both ends of the PCI Express Link.


In the jitter analysis, the transmit (Tx) and receive (Rx) serdes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called H1, H2, and H3 respectively. The overall system transfer function at the receiver is:

 $Ht(s) = H3(s) \times [H1(s) - H2(s)]$

The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum X(s) and is:


 $Y(s) = X(s) \times H3(s) \times [H1(s) - H2(s)]$

In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on $X(s) \times H3(s) \times [H1(s) - H2(s)]$.




PCI Express Common Clock Architecture

For PCI Express Gen 1, one transfer function is defined and the evaluation is performed over the entire spectrum: DC to Nyquist (e.g for a 100MHz reference clock: 0Hz – 50MHz) and the jitter result is reported in peak-peak.




PCle Gen1 Magnitude of Transfer Function

For PCI Express Gen2, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in RMS. The two evaluation ranges for PCI Express Gen2 are 10kHz - 1.5MHz (Low Band) and 1.5MHz - Nyquist (High Band). The plots show the individual transfer functions as well as the overall transfer function Ht.




PCIe Gen2A Magnitude of Transfer Function



PCIe Gen2B Magnitude of Transfer Function

For PCI Express Gen 3, one transfer function is defined and the evaluation is performed over the entire spectrum. The transfer function parameters are different from Gen 1 and the jitter result is reported in RMS.

RENESAS



PCIe Gen3 Magnitude of Transfer Function

For a more thorough overview of PCI Express jitter analysis methodology, please refer to IDT application note *PCI Express Reference Clock Requirements*.

Marking Diagram



- 1. Line 1 is the truncated part number.
- 2. "ddd" denotes dash code.
- 3. "YWW" is the last digit of the year and week that the part was assembled.
- 4. "**" denotes sequential lot number.
- 5. "\$" denotes mark code.

Package Drawings (4 x 4 mm 24-LGA, LTG24T2)

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without notice or revision of this document.

Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
5P49V5933BdddLTGI	see page 29	Trays	4 x 4 mm 24-LGA	-40° to +85°C
5P49V5933BdddLTGI8		Tape and Reel	4 x 4 mm 24-LGA	-40° to +85°C

"G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.


Revision History

Date	Description of Change
November 1, 2017	 Changed package designator from VFQFPN to LGA. Updated package outline drawings.
August 16, 2017	Corrected typo for package code.
March 10, 2017	1. Updated unit typos and legal disclaimer.
February 24, 2017	 Added "Output Alignment" section. Update "Output Divides" section.

RENESAS

24-LGA Package Outline Drawing


4.0 x 4.0 x 1.40 mm Body, 0.5mm Pitch LTG24T2, PSC-4481-02, Rev 00, Page 1





24-LGA Package Outline Drawing

4.0 x 4.0 x 1.40 mm Body, 0.5mm Pitch LTG24T2, PSC-4481-02, Rev 00, Page 2





NOTES:

- 1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES. 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History			
Date Created	Rev No.	Description	
Sept 15, 2017	Rev 00	Initial Release	

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.