



# 6500/1 ONE-CHIP MICROCOMPUTER

# INTRODUCTION

The MOS Technology 6500/1 is a complete, high-performance 8-bit NMOS microcomputer on a single chip, and is totally upward/downward software compatible with all members of the 6500 family.

The 6500/1 consists of a 6502 CPU, an internal clock oscillator, 2048 bytes of Read Only Memory (ROM), 64 bytes of Random Access Memory (RAM) and flexible interface circuitry. The interface circuitry includes a 16-bit programmable counter/latch with four operating modes, 32 bidirectional input/output lines (including two edge-sensitive lines), five interrupts and a counter I/O line.


# **PRODUCT SUPPORT**

To allow prototype circuit development, Mos Technology offers a PROM compatible 64-pin Emulator device. This device provides all 6500/1 interface lines plus routing the address bus, data bus, and assoclated control lines off the chip to be connected to external memory.

0	RDERING II	NFORMATIO	
Order Number	Package Type	Frequency Option	Temperature Range
MPS6500/1	Plastic	1 MHz	0°C to 70°C
MCS6500/1	Ceramic	1 MHz	0°C to 70°C
MPS6500/1A	Plastic	2 MHz	0°C to 70°C
MCS6500/1A	Ceramic	2 MHz	0°C to 70°C
MCS6500/1E E	mulator De	vice 1MHz	

' MCS6500/1EA Emulator Device 2MHz

Note: The RC frequency option is available only in the 1 MHz 6500/1.



# FEATURES

- 6502 CPU -Software upward/downward compatibility
- -Decimal or binary arithmetic modes
- -13 addressing modes
- -True direct and indirect indexing
- -Memory addressable I/O
- 2048 x 8 mask programmable ROM
- 64 x 8 static RAM
- 32 bi-directional TTL compatible I/O lines (4 ports)
- 1 bi-directional TTL compatible counter I/O line
- 16-bit programmable counter/latch with four modes —Interval Timer —Event Counter
  - -Pulse Generator -Pulse Width Measurement
- Five Interrupts
   —Reset
   —Non-maskable
   —Counter
- 1 of 3 frequency references

   Crystal —Clock —RC (resistor only)
- · 4 MHz max crystal or clock external frequency
- 2 MHz or 1 MHz internal clock
- 1 µs minimum instruction execution
- N-channel, silicon gate, depletion load technology
- Single + 5V power supply
- 500 mW operating power
- · Separate power pin for RAM
- 40 pin DIP
- 64 pin PROM compatible Emulator device



# MPS 6500/1

# FUNCTIONAL DESCRIPTION

# **CENTRAL PROCESSING UNIT (CPU)**

# **Clock Oscillator**

The Clock Oscillator provides the basic timing signals used by the 6500/1 CPU. The reference frequency is provided by an external source, and can be from a crystal, clock or RC network input. The RC network mode is a mask option. The external frequency can vary from 200 kHz to 4 MHz. The internal Phase 2 ( $\emptyset$ 2) frequency is one-half the external reference frequency. A 4.7K ohm resistor will provide nominal 2 MHz oscillation and 1 MHz internal operation in the RC mask option ( $\pm$ 35%).

# **Timing Control**

The Timing Control Logic keeps track of the specific instruction cycle being executed. Each data transfer which takes place between the registers is caused by decoding the contents of both the instruction Register and Timing Control Logic.

# **Program Counter**

The 16-bit Program Counter provides the addresses which step the CPU through sequential instructions in a program. The Program Counter is incremented each time an instruction or data is fetched from memory.

# Instruction Register and Decode

Instructions fetched from memory are gated onto the Internal Data Bus. These instructions are latched into the Instruction Register then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

## Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place in the ALU, including incrementing and decrementing internal registers (except the Program Counter).

### Accumulator


The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of the two data words used in these operations.

#### **Index Registers**

There are two 8-bit index registers, X and Y. These registers can be used for general purpose storage, or as a displacement to modify the base address and thus obtain a new effective address. Pre- or post-indexing of indirect addresses is possible.

# Stack Pointer

The Stack Pointer is an 8-bit register. It is automatically incremented and decremented under control of the CPU to perform stack manipulation under direction of either the program or interrupts NMI and IRQ. The stack allows simple implementation of nested subroutines and multiple level interrupts.



# **Processor Status Register**

#### **Processor Status Register**

The 8-bit Processor Status Register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The 6500 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags.

### Interrupt Logic

Interrupt logic controls the sequencing of three interrupts; RES, NMI and IRQ. IRQ is generated by any one of three conditions: Counter Overflow, PAO Positive Edge Detected, and PA1 Negative Edge Detected.

# MEMORY

#### 2048 x 8 ROM

The 2048 byte Read-Only Memory (ROM) contains the program instructions and other fixed constants. These program instructions and constants are mask programmed into the ROM during fabrication of the 6500/1 device. The 6500/1 ROM is memory mapped from 800 to FFF.

# 64 x 8 RAM

The 64 byte Random Access Memory (RAM) is used for read/write memory during system operation, and contains the stack. This RAM is completely static in operation and requires no clock or dynamic refresh. A standby power pin, VRR, allows RAM memory to be maintained on 10% of the operating power in the event that VCC power is lost.

In order to take advantage of efficient zero page addressing capabilities, the RAM is assigned memory addresses 0 to 03F.

NMOS

# INPUT/OUTPUT

# **Bidirectional I/O Ports**

The 6500/1 provides four 8-bit input/output ports (PA, PB, PC, and PD). Associated with the I/O ports are four 8-bit registers located on page zero. See the system memory map for specific addresses. Each I/O line is individually selectable as an input or an output without line grouping or port association restrictions.

An internal active transistor drives each I/O line to the low state. An internal passive resistance pulls the I/O lines to the high state, eliminating the need for external pull-up resistors.

An option is available to delete the internal pull-up resistance on 8-bit port groups or on the CNTR line at mask time. This option is employed to permanently assign an 8-bit port group to input functions, to interface with CMOS drivers, or to interface with external pull-up devices.

# Inputs


Inputs are enabled by setting the appropriate bit of the I/O port to the high state (Logic 1). A low input signal causes a logic 0 to be read. A high input signal causes a logic 1 to be read. RES loads Logic 1 into the I/O ports, thereby initializing all I/O lines as inputs.

#### Outputs

Outputs are set by loading the desired bit pattern into the corresponding I/O ports. A Logic 1 selects a high output; a Logic 0 selects a low output.

# CONTROL REGISTER

The Control Register (CR) controls four Counter operating modes and three maskable interrupts. It also reports the status of three interrupt conditions. There are five control bits and three status bits. The control bits are set to Logic 1 or cleared to Logic 0 by writing the desired state into the respective bit positions. The Control Register is cleared to Logic 0 by the occurrence of RES.



**Control Register** 

#### EDGE DETECT CAPABILITY

There is an asynchronous edge detect capability on two of the Port A I/O lines. This capability exists in addition to and independently from the normal Port A I/O functions. The maximum rate at which an edge can be detected is one-half the  $\oslash 2$  clock rate. The edge detect logic is continuously active. Each edge detect signal is associated with a maskable interrupt.

# **PA0 Positive Edge Detection**

A positive (rising) edge is detectable on PA0. When this edge is detected, the PA0 Positive Edge Detected bit—Bit 6 in the Control Register—is set to Logic 1. When both this bit and the PA0 Interrupt Enable Bit—Bit 3 of the Control Register—are set to Logic 1, an IRQ interrupt request is generated. The PA0 Positive Edge Detected bit is cleared by writing to address 089.

#### PA1 Negative Edge Detection

A negative (failing) edge is detectable on PA1. When this edge is detected, the PA1 Negative Edge Detected bit—Bit 5 of the Control Register—is set to Logic 1. When both this bit and the PA1 Interrupt Enable bit—Bit 2 of the Control Register—are set to Logic 1, an IRQ Interrupt request is generated. The PA1 Negative Edge Detected bit is cleared by writing to address 08A.

#### COUNTER/LATCH

The Counter/Latch consists of a 16-bit decrementing Counter and a 16-bit Latch. The Counter is comprised of two 8-bit registers. Address 086 contains the Upper Count (UC) and address 087 contains the Lower Count (LC). The Counter counts either Ø2 clock periods or occurrences of an external event, depending on the selected counter mode. The UC and LC can be read at any time without affecting counter operation.

The Latch contains the Counter preset value. The Latch consists of two 8-bit registers. Address 084 contains the Upper Latch (UL) and address 085 contains the lower latch (LL). The 16-bit Latch can hold a count from 0 to 65,535. The Latch can be accessed as two write-only memory locations.

The Latch registers can be loaded at any time by storing into UL and LL. The UL can also be loaded by writing into address 088.

The Counter can be preset at any time by writing to address 088. Presetting the Counter in this manner causes the contents of the accumulator to be stored into the UL before the 16-bit value in the Latch (UL and LL) is transferred in the Counter (UC and LC).

The Counter is preset to the Latch value when the Counter overflows. When the counter decrements from 0000, Counter overflow occurs causing the next counter value to be the Latch value, not FFFF.

When the Counter overflows, Counter Overflow bit—Bit 7 of the Control Register—is set to Logic 1. When both this bit and the Counter Interrupt Enable bit—Bit 4 of the Control Register—are set, an IRQ interrupt request is generated. The Counter Overflow bit in the Control Register can be examined in an IRQ interrupt service routine to determine that the IRQ was generated by Counter overflow.

MMO

The Counter Overflow bit is cleared when the LC is read or Counter preset is performed by writing into address 088.

# **COUNTER MODES**

The Counter operates in any of four modes. These modes are selected by the Counter Mode Control bits in the Control Register.

Mode	CMC 1	CMC 0
Interval Timer	0	0
Pulse Generator	0	1
Event Counter	1	0
Pulse Width Measurement	1	1

The Interval Timer, Pulse Generator, and Pulse Wildth Measurement Modes are  $\oslash 2$  clock counter modes. The Event Counter Mode counts the occurrences of an external event on the CNTR line.

# Interval Timer (Mode 0)

In this mode the Counter is free running and decrements at the  $\oslash 2$  clock rate. Counter overflow sets the Control Register status bit and causes the Counter to be preset to the Latch value.

The CNTR line is held in the high state.

# Pulse Generator (Mode 1)

In this mode the Counter is free running and decrements at the  $\oslash 2$  clock rate. Counter overflow sets the Control Register status bit and causes the Counter to be preset to the Latch value.

The CNTR line toggles from one state to the other when Counter overflow occurs. Writing to address 088 will also toggle the CNTR line.

A symmetric or asymmetic output waveform can be generated on the CNTR line in this mode. A oneshot waveform can easily be generated by changing from Mode 1 to Mode 0 after only one occurrence of the output toggle condition.

#### Event Counter (Mode 2)

In this mode the CNTR line is used as an event input line. The Counter decrements each time a rising edge is detected on CNTR. The maximum rate at which this edge can be detected is one-half the  $\oslash 2$ clock rate. Counter overflow sets the Control Register status bit and causes the Counter to be preset to the Latch value.

#### Pulse Width Measurement (Mode 3)

This mode allows the accurate measurement of the duration of a low state on the CNTR line. The Counter decrements at the  $\emptyset$ 2 clock rate as long as the CNTR line is held in the low state. The Counter is stopped when CNTR is in the high state. If the CNTR pin is left disconnected, this mode may be selected to stop the Counter since the internal pull-up device will cause the CNTR input to be in the high state.

# **RESET CONSIDERATIONS**

The occurrence of RES going from low to high causes initialization of various conditions in the 6500/1. All of the I/O ports (PA, PB, PC, and PD) and

CNTR are forced to the high (Logic 1) state. All bits of the Control Register are reset to Logic 0, causing the Interval Timer Mode (Mode 0) to be selected and all interrupt enabled bits to be cleared. Neither the Latch nor the Counter registers are initialized by RES. The Interrupt Disable bit in the CPU Processor Status Register is set and the program starts execution at the address contained in the Reset Vector location.

MPS

6500/1

# **TEST LOGIC**


Special test logic provides a method for thoroughly testing the 6500/1. Applying a + 10V signal to the RES line places the 6500/1 in the test mode. While in this mode, all memory fetches are made from Port PC. External test equipment can use this feature to test internal CPU logic and I/O. A program can be loaded into RAM allowing the contents of the instruction ROM to be dumped to any port for external verification.

All 6500/1 microcomputers are tested by MOS Technology using this feature.

# MEMORY ADDRESSABLE I/O

The I/O ports, registers, and commands are treated as memory and are assigned specific addresses. See the system memory map for the addresses. This I/O technique allows the full set of CPU instructions to be used in the generation and sampling of I/O commands and data. When an instruction is executed with an I/O address and appropriate R/W state, the corresponding I/O function is performed.

#### SYSTEM MEMORY MAP



#### Notes:

(1) I/O command only; i.e., no stored data.

(2) Clears Counter Overflow-Bit 7 in Control Register.






# INSTRUCTION SET-ALPHABETIC SEQUENCE

- ADC Add Memory to Accumulator with Carry
- AND "AND" Memory with Accumulator ASL Shift Left One Bit (Memory or Accumulator)
- ASL Shift Left One Bit (Memory of Accu
- BCC Branch on Carry Clear BCS Branch on Carry Set
- BEO Branch on Result Zero
- BIT Test Bits in Memory with Accumulator
- BMI Branch on Result Minus
- BNE Branch on Result not Zero
- BPL Branch on Result Plus
- BRK Force Break
- BVC Branch on Overflow Clear
- BVS Branch on Overflow Set
- CLC Clear Carry Flag
- CLD Clear Decimal Mode
- CLI Clear Interrupt Disable Bit
- CLV Clear Overflow Flag
- CMP Compare Memory and Accumulator
- CPX Compare Memory and Index X
- CPY Compare Memory and Index Y
- DEC Decrement Memory by One
- DEX Decrement Index X by One
- DEY Decrement Index Y by One
- EOR "Exclusive-or" Memory with Accumulator
- INC Increment Memory by One
- INX Increment Index X by One
- INY Increment Index Y by One
- JMP Jump to New Location
- JSR Jump to New Location Saving Return Address

- LDA Load Accumulator with Memory
- LDX Load Index X with Memory LDY Load Index Y with Memory
- LDY Load Index Y with Memory LSR Shift One Bit Right (Memory or Accumulator)
- NOP No operation
- ORA "OR" Memory with Accumulator
- PHA Push Accumulator on Stack
- PHP Push Processor Status on Stack
- PLA Pull Accumulator from Stack
- PLP Pull Processor Status from Stack
- ROL Rotate One Bit Left (Memory or Accumulator) ROR Rotate One Bit Right (Memory or
- Accumulator)
- RTI Return from Interrupt
- RTS Return from Subroutine
- SBC Subtract Memory from Accumulator with Borrow
- SEC Set Carry Flag
- SED Set Decimal Mode
- SEI Set Interrupt Disable Status
- STA Store Accumulator in Memory
- STX Store Index X in Memory
- STY Store Index Y in Memory
- TAX Transfer Accumulator to Index X
- TAY Transfer Accumulator to Index Y
- TSX Transfer Stack Pointer to Index X
- TXA Transfer Index X to Accumulator
- TXS Transfer Index X to Stack Register
- TYA Transfer Index Y to Accumulator








# <sup>MPS</sup> 6500/1

# SIGNAL DESCRIPTIONS

SIGNAL NAME	Pin NO.	DESCRIPTION
VCC	30	Main power supply + 5V
VRR	1	Separate power pin for RAM. In the event that VCC power is lost, this power retains RAM data.
VSS	12	Signal ground
XTLI	10	Crystal, clock or RC network input for internal clock oscillator.
XTLO	11	Crystal or RC network output from internal clock oscillator.
RES	39	The Reset input is used to initialize the 6500/1. This signal must not transition from low to high for at least eight cycles after VCC reaches operating range and the in- ternal oscillator has stabilized.

+ 10V input enables the test mode.

SIGNAL NAME	PIN NO.	DESCRIPTIÖN
NMI	40	A negative going edge on the Non- Maskable Interrupt signal requests that a non-maskable interrupt be generated within the CPU.
PA0-PA7	38-31	Four 8 bit ports used for either
PB0-PB7	2 <del>9</del> -22	input/öutput. Each line consists of an active transistor to VSS and
PC0-PC7	20-13	a passive pull-up to +5V. The two
PD0-PD7	9-2	lower bits of the PA port (PA0 and PA1) also serve as edge detect in- puts with maskable interrupts.
CNTR	21	This line is used as a Counter in- put/output line. CNTR is an input in the Event Counter and Pulse Width Measurement modes and is an out- put in the Interval Timer and Pulse Generator modes.



**Pin Configuration** 

NMOS



# ADDRESSING MODES

ACCUMULATOR ADDRESSING—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING—In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits.

ZERO PAGE ADDRESSING—The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING —(X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING —(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time. **IMPLIED ADDRESSING**—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

**RELATIVE ADDRESSING**—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING—In indexed indirect addressing (referred to as [indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address.must be in page zero.

INDIRECT INDEXED ADDRESSING—In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.



# <sup>MPS</sup> 6500/1

# INSTRUCTION SET

# **INSTRUCTION SET - OP CODES, Execution Time, Memory Requirements**

	10513-0CT+045	· · · ·		-	-	<b>T</b>	h		-	+	T	-		- T	+	-	-	-	17		-			1			-	-	-		_	_		_	_		-					
	OPLEATION	OP			N			N			N	1	OP	N	+	PN				_	PN	-		N		0₽			0₽	N	-	0	N	-	OP	N	•	N	Z	с	<u> </u>	D
OC	A+M+C-A (4)(1)			2 60			65		2						6			71		2 7				4		79		3	1					Т			Т	1	1	1	-	-
ND		29	2 3												2	1 6	2	31	5	2 3			30			39	4	3					-1					1	1	-	-	-
SL	C <b>⊲</b> 7 0 <b>⊲</b> ●			01	6	3	66	5	2	100	2	וין			L					1	6 6	2	ין י	17	3								-1	1	1		1	1	,	1	-	-
CC	BRANCH ON C-8 (2)				1	1	1			1	1							1					1	1							2			1				-	-	-	-	-
cs	BRANCH ON C=1 (2)						1																						80	2	2								-	-	-	-
BEQ	BRANCH ON Z+1 (2)		Т	Г	Τ	Г	Γ	Τ	Γ	Г	Г	П			Т	T				T	T	T	Г	T			Π	T	FØ	2	2		T	T				-	-	-	-	-
ыт [	AAM	11		20	4	3	24	3	2								11	ł																				м,	,	-		-
1 M I	BRANCH ON N=1 (2)			L			1		1	1			1		1									Ł					30	2	2							-	-	-	-	-
INE	BRANCH ON Z-0 (2)			L	1		1					11			1														De		2				- 1			-	-	_		-
IPL	BRANCH ON N-8 (2)			1											L														18								1	_	-	-	-	-
RK	(See Fig. 1)				+	t		1	t	+	+-	t t	-	7 1		+	t-t			+-	t	+		+	H	-	H		-			-	+	t	-	_	-+	-	-	-	-	-
vc	BRANCH ON V-8 (2)									Ł												ł							50	2	,							_	_	_	_	_
vs	BRANCH ON V+1 (2)	1				I.													1					Ł					78									_	_	_	_	_
LC	∎ - C										1		18	· .															1	1	1			E			1	-	-	2	-	-
LD	• - D												DB		1				1																			-	-	•	-	-
	₽-1	+	-	+	╈	╋	+	╋	╋	┢	┢		58				+		+	+-	+	+-		┢	H		┝╌╢	-+		-+			+	-+			ł					• •
	• - V									Í.			88																		1			1	- 1			-	-	-	•	_
MP			<u>ا،</u>		١.	١.	1		1.	1	1		68	' '		. _				1-		-	1	1.		-	,	1						1	- 1			î	-	-	-	-
CMP CPX	A-₩ (1) X-M	C9									1	1			lc	'l°	2	ייו	2	20	-14	12	1°°	14	13	09	•	3	- 1							1		1	•	1	-	-
		EØ									1		- 1						11				1	1				1				1	1	1	_ ]			1	1	1	-	-
CPY	Y-M		2 3								+-	H		+	+	+-	$\square$		$\vdash$	+-	+-	+		+-	Ļ	-	⊢∔	+		$\vdash$	4	_	+	+		-+	+	4			-	-
DEC	M-1 M			10	- 6	13	Ce	15	12	1	1						1			P	6 6	12	IDE	17	3						1	- 1			- 1			1	1	-	-	-
PEX	X-1 - X			1		1	1		F	1	1		CA				1				1	1	Ł					1				- 1	1	T	1	ł		J	1	-	-	-
) E Y	¥-1 → ¥					L		Ι.	1.	1	1		88	2 1						t			1	1					1								1	1	1	-	-	-
OR		49	2 3								1		1	1	4	16	2	51	5	2 5						59	4	3									1	1	1	-	-	-
NC	M+1-M			166	6	3	66	5	2	1	+	Ц		1	1_	1		-	Ц	F	6 6	2	FE	17	3			1		1			1	1			1	1	1	-	-	-
NX	X + 1 → X				I		1		1	Í	1		E8		٦I'	1			Lſ	Г		1	1	11	ΙI		ιI	ſ	1		I	I	ſ	T	I	F	T	1	1	-	-	-
NY	¥ + 1 → Y					1	L		1	1	1		CB	2   1	4					L			1										1					1	1	-	-	-
MP	JUMP TO NEW LOC				3			1	1	Ĺ	1				1					I			1					1				6C	5	3				-	-	-	-	-
ISA	(See Fig. 2) JUMP SUB			21	6	3			1	1	1												1	1														-	-	-	-	-
DA	M-A (1)	A9	2 2	2	4	3		3	2	1	1	1				1 6	2	81	5	2 8	5 4	2	BC	4	15	89	4	3	- 1				1	ł	- 1			,	,	-	-	-
and and a		_	N	_	-	-	-	-	-	· · · ·	N	-	_	N	-	MHO.			N	_	PIN	_	-	- N	_	_		_	_		-	07			2.P	_			z		-	
D X	M→X (1)	0 <b>P</b> A2	N 1 2	7 O1 2 A	P N E 4	<b>4</b>		N 3	2	0		-	_	NI	-					•0	PN		07	N	•	09			_		-					N		N	z √		-	-
DY	$M \rightarrow X$ (1) $M \rightarrow Y$ (1)	00	N 1 2	2 A	P N E 4 C 4	3		N 3 3	22	0	N	•	_		-					# 0 8	P N	2	07	4	# 3	09	N		_		-				0	N	2	N 7 7	z	с	1	
DY SA	$ \begin{array}{c} \mathbf{M} \rightarrow \mathbf{X} & (1) \\ \mathbf{M} \rightarrow \mathbf{Y} & (1) \\ \mathbf{\Phi} \rightarrow \boxed{7  0} \rightarrow \mathbf{C} \end{array} $	0 <b>P</b> A2	N 1 2	2 A	P N E 4	3		N 3 3	22	0	N		OP	N	-					# 0 8	PN	2	07	4	# 3	09	N		_		-				0	N	2	N	z √	с	1	
LDY SR NOP	M→X (1) M→Y (1) ♥→7 0→ C NO OPERATION	0P A2 A0	N 1 2 2 2 2	7 01 2 Al 2 Al 41	P N E 4 E 6	333	0 0 P	N 3 5	2222	4.4	N		_	N	•	PN	•	04	N	# O	P N 14 4 6 6	2	07 80 56	N 4 7	# 3 3	OP BE	N 4	3	_		-				0	N	2	N 7 7	z √	с	1	
DY SR NOP DRA	$ \begin{array}{c} M \rightarrow X & (1) \\ M \rightarrow Y & (1) \\ \hline $	0P A2 A0	N 1 2 2 2 2	2 A	P N E 4 E 6	333		N 3 5	2222	4.4	N		OP EA	2 1	-	PN	•		N	# 0 8	P N 14 4 6 6	2	07	N 4 7	# 3 3	09	N 4		_		-				0	N	2	N 7 7	z √	с	1	
DY SR NOP DRA PHA	$  \begin{array}{c} M \rightarrow X & (1) \\ M \rightarrow Y & (1) \\ \hline \bullet \hline 7 & 0 \end{array} \\ \hline \bullet \hline C \\ NO OPERATION \\ A \lor M \rightarrow A \\ \hline A \rightarrow M_0 & S-1 \rightarrow S \end{array} $	0P A2 A0	N 1 2 2 2 2	7 01 2 Al 2 Al 41	P N E 4 E 6	333	0 0 P	N 3 5	2222	4.4	N	,	0P EA 48	N 1	•	PN	•	04	N	# O	P N 14 4 6 6	2	07 80 56	N 4 7	# 3 3	OP BE	N 4	3	_		-				0	N	2	N 7 7	z √	с	1	
DY SR IOP DRA HA	$  \begin{array}{c} M \rightarrow X & (1) \\ M \rightarrow Y & (1) \\ \bullet \hline 7 & 0 \\ \bullet \hline 7$	0P A2 A0	N 1 2 2 2 2	7 01 2 Al 2 Al 41	P N E 4 E 6	333	0 0 P	N 3 5	2222	4.4	N	1	0P EA 48 68	N 4	•	PN	•	04	N	# O	P N 14 4 6 6	2	07 80 56	N 4 7	# 3 3	OP BE	N 4	3	_		-				0	N	2	N 7 7	z √	с	1	
DY SR NOP DRA PHA PHP		0P A2 A0	N 1 2 2 2 2	7 01 2 Al 2 Al 41	P N E 4 E 6	333	0 0 P	N 3 5	2222	4.4	N	1	OP EA 48 68	2 1 3 1 3 1	•	PN	•	04	N	# O	P N 14 4 6 6	2	07 80 56	N 4 7	# 3 3	OP BE	N 4	3	_		-				0	N	2	N > > •   >   - >	2	C		D
DY SR NOP DRA HA HP LA		0P A2 A0	N 1 2 2 2 2	7 01 2 A1 2 A1 41 2 01	P N E 4 C 4 E 6 C 4	4 3 3 3 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	N 3 5 3	2 2 2 2	4.4	2	1	OP EA 48 68	N 4	•	PN	•	04	N	# 0 8 5 2 11	P N 4 4 6 6	22	80 56	2 4 7 4	# 3 3	OP BE	N 4	3	_		-				0	N	2	N > > •   >   - >	2	C		D
DY SR IOP DRA PHA PHA PLA PLA	$ \begin{array}{c} M-X & (1) \\ M-Y & (1) \\ \bullet \succ [7 \\ OPERATION \\ A \lor M - A \\ A - Ma \\ S - 1 - S \\ S + 1 - S \\ S + 1 - S \\ S + 1 - S \\ Ma - Ma \\ S - - $	0P A2 A0	N 1 2 2 2 2	7 01 2 A1 2 A1 41 2 01 2 01		3 3 3 3 3	0P A0 46 95	N 3 3 5 3	2 2 2 2 2	44	2	1	OP EA 48 68	2 1 3 1 3 1	•	PN	•	04	N	# 0 8 5 2 11 3	P N 4 4 6 6 6 6 6 6	22	00 56 10 36	N 4 7 4 7	# 3 3 3	OP BE	N 4	3	_		-				0	N	2	N > > •   >   - >	2 1 1 - - - - - - - - - - - - -	C	       	D 
DY SR IOP DRA HA HP LA LP IOL	$ \begin{array}{c} M-X & (1) \\ M-Y & (1) \\ \bullet \succ [7 \\ OPERATION \\ A \lor M - A \\ A - Ma \\ S - 1 - S \\ S + 1 - S \\ S + 1 - S \\ S + 1 - S \\ Ma - Ma \\ S - - $	0P A2 A0	N 1 2 2 2 2	7 01 2 A1 2 A1 41 2 01 2 01		3 3 3 3 3	0 0 P	N 3 3 5 3	2 2 2 2 2	4.4	2	1	0P EA 48 68 28	2 1 3 1 3 1 4 1	•	PN	•	04	N	# 0 8 5 2 11 3	P N 4 4 6 6	22	00 56 10 36	N 4 7 4 7	# 3 3 3	OP BE	N 4	3	_		-				0	N	2	N > > •   >   - >		C	 - - - - - - - - - - - - - - - - - - -	D - - - - - - - - - - - - - - - - - - -
DY SR NOP DRA PHA PHP	$ \begin{array}{c} M-x & (1) \\ M-y & (1) \\ \psi > 7 & 0 \\ P > 7 & 0 $	0P A2 A0	N 1 2 2 2 2	7 01 2 A1 2 A1 41 2 01 2 01		3 3 3 3 3	0P A0 46 95	N 3 3 5 3	2 2 2 2 2	44	2	1	OP EA 48 68	2 1 3 1 3 1 4 1		PN	•	04	N	# 0 8 5 2 11 3	P N 4 4 6 6 6 6 6 6	22	00 56 10 36	N 4 7 4 7	# 3 3 3	OP BE	N 4	3	_		-				0	N	2	N J J O - J J J J	2 1 1 - - - - - - - - - - - - -	C	 - - - - - - - - - - - - - - - - - - -	D 
DY SR IOP DRA HA HP LA LP IOL		0P A2 A0	N 1 2 2 2 2	7 01 2 A1 2 A1 41 2 01 2 01		3 3 3 3 3	0P A0 46 95	N 3 3 5 3	2 2 2 2 2	44	2	1	0P EA 48 68 28	2 1 3 1 3 1 4 1		PN	•	04	N	# 0 8 5 2 11 3	P N 4 4 6 6 6 6 6 6	22	00 56 10 36	N 4 7 4 7	# 3 3 3	OP BE	N 4	3	_		-				0	N	2	N J J O - J J J J		C	 - - - - - - - - - - - - - - - - - - -	D 
DY SR IOP RA HA HP LA LP IOL IOR ITI	$ \begin{array}{c} M-X & (1) \\ M-Y & (1) \\ \oplus \left[ 7 & 0 \right] \Rightarrow C \\ NO OPERATION \\ A \vee M - A \\ A - Ma & S-1 - S \\ S+1 - S & Ma - A \\ S+1 - S & Ma - A \\ \hline \hline \begin{array}{c} S+1 - S \\ \hline \hline$	0P A2 A0	N 1 2 : 2 :	2 AI 2 AI 41 2 80 2 80 2 80 21 61	N E 4 E 6 E 6 E 6	4 3 3 3 3 3 3	0P A0 46 95	N 3 3 5 5 5	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	44 24 64	2	1	0P EA 48 68 28 49	2 1 3 1 3 1 4 1		PN	2	11	5	# 0 8 5 2 11 3	P N 4 4 6 6 6 6 6 6 6 6	222	00 56 10 36	N 4 7 4 7 7 7 7	# 3 3 3 3	OP BE	N 4	3	_		-				0	N	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR OP RA HA LA LP OL OR TI TS BC	$ \begin{array}{c} M-X & (1) \\ M-Y & (1) \\ \oplus \left[ 7 & 0 \right] \Rightarrow C \\ NO OPERATION \\ A \vee M - A \\ A - Ma & S-1 - S \\ S+1 - S & Ma - A \\ S+1 - S & Ma - A \\ \hline \hline \begin{array}{c} S+1 - S \\ \hline \hline$	0P A2 A9	N 1 2 : 2 :	2 AI 2 AI 41 2 80 2 80 2 80 21 61	N E 4 E 6 E 6 E 6	4 3 3 3 3 3 3	01 A4 46 95 26 66	N 3 3 5 5 5	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	44 24 64	2	1	0P EA 48 68 28 49	2 1 3 1 3 1 4 1 6 1 6 1	• 0 •	P N 1 6	2	11	5	# 0 8 5 2 1: 7 3	P N 4 4 6 6 6 6 6 6 6 6	222	00 56 10 36	N 4 7 4 7 7 7 7	# 3 3 3 3	0 <b>P</b> BE	N 4	3	_		-				0	N	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR IOP DRA HA HP LA LP IOL IOR		0P A2 A0	N 1 2 : 2 :	2 AI 2 AI 41 2 80 2 80 2 80 21 61	N E 4 E 6 E 6 E 6	4 3 3 3 3 3 3	01 A4 46 95 26 66	N 3 3 5 5 5	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	44 24 64	2	1	0P EA 48 68 28 49 66	2 1 3 1 3 1 4 1 6 1 6 1 2 1	• 0	P N 1 6	2	11	5	# 0 8 5 2 1: 7 3	P N 4 4 6 6 6 6 6 6 6 6	222	00 56 10 36	N 4 7 4 7 7 7 7	# 3 3 3 3	0 <b>P</b> BE	N 4	3	_		-				0	N	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR OP RA HA HP LA LP OL OR TI TS BC EC ED	$ \begin{array}{c} M-x & (1) \\ M-y & (1) \\ \phi+7 & (1) $	0P A2 A0	N 1 2 : 2 :	2 AI 2 AI 41 2 80 2 80 2 80 21 61	N E 4 E 6 E 6 E 6	4 3 3 3 3 3 3	01 A4 46 95 26 66	N 3 3 5 5 5	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	44 24 64	2	1	0P EA 48 68 28 49 60 38	2 1 3 1 3 1 4 1 6 1 6 1 2 1 2 1	• O	P N 1 6	2	11	5	# 0 8 5 2 1: 7 3	P N 4 4 6 6 6 6 6 6 6 6	222	00 56 10 36	N 4 7 4 7 7 7 7	# 3 3 3 3	0 <b>P</b> BE	N 4	3	_		-				0	N	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR IOP RA HA HP LA LP IOL IOR ITI SBC EC	$ \begin{array}{c} M-X & (1) \\ M-Y & (1) \\ \Phi \Rightarrow \begin{bmatrix} 7 & 0 \end{bmatrix} \Rightarrow C \\ NO OPERATION \\ A \lor M-A \\ A - Ma & S-1-S \\ S+1-S & Ma-P \\ S+1-S & Ma-P \\ \hline $	0P A2 A0	N 1 2 : 2 :	2 AI 2 AI 41 2 00 2 EI 2 EI		3 3 3 3 3 3 3	01 A4 46 95 26 66	N 3 3 5 5 5 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	4.A 2.A 6.A	2	1	OP EA 48 68 68 28 40 60 38 F8	2 1 3 1 3 1 4 1 6 1 6 1 2 1 2 1	• O	P N 1 6	2	11	5	# 0 8 5 2 1: 7 3	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	222	00 56 10 36	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE	N 4	3	_		-				0	N	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
D Y S R O P R A H A H P L A L P O L O R T I T S B C E C E D E I T A	$ \begin{array}{c c} M-x & (1) \\ M-x & (1) \\ W-y & (1) \\ \Psi+z & (1) \\ W-z & (1$	0P A2 A0	N 1 2 : 2 :	9 01 2 A1 2 A1 41 2 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 65 85	N 3 3 5 5 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 40 60 38 F8	2 1 3 1 3 1 4 1 6 1 6 1 2 1 2 1		P N 1 6	2	0 <b>P</b>	5	# 0 5 2 11 3 7 7 2 F	PN 66 54 66 6 54	222	90 56 10 36 76	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				86	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR OP RA HA LP OR TI TS BC ED EI TX	$ \begin{array}{c} M-x & (1) \\ M-x & (1) \\ M-y & (1) \\ \Psi & 7 & (1) \\ P & 7 & P $	0P A2 A0	N 1 2 : 2 :	9 01 2 AI 2 AI 41 2 80 2 81 61 2 EI 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 E5 85 85	N 3 3 5 5 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 40 60 38 F8	2 1 3 1 3 1 4 1 6 1 6 1 2 1 2 1		P N 1 6	2	0 <b>P</b>	5	# 0 5 2 11 3 7 7 2 F	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				85	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR OP RA HA HP LA LP OL OR TI TS BC EC ED EI TA TX TY	$ \begin{array}{c} M-x & (1) \\ M-y & (1) \\ \phi+7 & (1) $	0P A2 A0	N 1 2 : 2 :	9 01 2 AI 2 AI 41 2 80 2 81 61 2 EI 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 E5 85 85	N 3 3 5 5 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 40 66 38 F8 78	2 1 3 1 3 1 4 1 6 1 6 1 2 1 2 1		P N 1 6	2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				86	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR OP RA HA HP LA LP OL OR ITI TS BC EC ED EI TA TX TY AX	$ \begin{array}{c} M-X & (1) \\ M-Y & (1) \\ \phi \Rightarrow \begin{bmatrix} 7 & 0 \end{bmatrix} \Rightarrow C \\ NO OPERATION \\ A \lor M - A \\ A - Ma \\ S - 1 - S \\ S + 1 - S \\ S + 1 - S \\ S + 1 - S \\ Ma - P \\ \hline \hline$	0P A2 A0	N 1 2 : 2 :	9 01 2 AI 2 AI 41 2 80 2 81 61 2 EI 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 E5 85 85	N 3 3 5 5 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 40 66 58 78 78	N 1 2 1 3 1 4 1 4 1 6 1 2 1 2 1 2 1 2 1 2 1		P N 1 6	2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				86	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR OP RA HA HP LA LP OL OR ITI ITS BC ED EI TA TX TY AX	$ \begin{array}{c} M-X & (1) \\ M-Y & (1) \\ \Psi > 7 & (1) $	0P A2 A0	N 1 2 : 2 :	9 01 2 AI 2 AI 41 2 80 2 81 61 2 EI 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 E5 85 85	N 3 3 5 5 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 49 66 56 78 78 AA AB	2 1 3 1 3 1 4 1 6 1 2 1 2 1 2 1 2 1 2 1 2 1		P N 1 6	2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				86	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR OP RA HA HP LA LP OL OR TI TS BC ED EL TA TX TY AX AY SX		0P A2 A0	N 1 2 : 2 :	9 01 2 AI 2 AI 41 2 80 2 81 61 2 EI 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 E5 85 85	N 3 3 5 5 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 58 28 49 56 56 56 78 78 AA AB	N     4       3     1       3     1       4     1       6     1       2     1       2     1       2     1       2     1       2     1       2     1       2     1       2     1       2     1       2     1		P N 1 6	2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				86	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR OP RA HA HP LA LP OR TS BC EC ED EI TA TX AX AX SX XA		0P A2 A0	N 1 2 : 2 :	9 01 2 AI 2 AI 41 2 80 2 81 61 2 EI 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 E5 85 85	N 3 3 5 5 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 49 66 38 FB 78 78 AA AB 8A	N 4 3 1 3 1 3 1 4 1 4 1 6 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1		P N 1 6	2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				86	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
D Y S R O P R A H A H P L A L D C O R T I T S B C E C E C E C E C E C E C E C E	$ \begin{array}{c c} M-x & (1) \\ M-y & (1) \\ \phi+7 & (1$	0P A2 A0	N 1 2 : 2 :	9 01 2 AI 2 AI 41 2 80 2 81 61 2 EI 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 E5 85 85	N 3 3 5 5 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 49 66 38 FB 78 AA 8A 8A 9A	N 4 3 1 3 1 4 1 6 1 6 1 2		P N 1 6	2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				86	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
D Y S R O P R A H A H P L A L D C O R T I T S B C E C E C E C E C E C E C E C E	$ \begin{array}{c c} M-x & (1) \\ M-x & (1) \\ M-y & (1) \\ \oplus 7 & 0 \\ P & 7 \\ O & 0 \\ O & 0 \\ P & 1 \\ P & M \\ A \\ - M \\ S \\ - 1 \\ - 5 \\ M \\ - 1 \\ - 5 \\ $	0P A2 A0	N 1 2 : 2 :	9 01 2 AI 2 AI 41 2 80 2 81 61 2 EI 80 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0P A4 46 95 26 66 E5 85 85	N 3 3 5 5 3 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 49 66 38 FB 78 AA 8A 8A 9A	N 4 3 1 3 1 3 1 4 1 4 1 6 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1		P N 1 6	2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	N 4	3	_		-				86	N 4	2	N J J O - J J J J	2 J J - J - - - - - - - - - - - - -	C		D 
DY SR 0P RA HA HA LA LD OR TT TS BC EC ED EI TA TX AX AX SX XXA XXA XXA	$ \begin{array}{c c} M-x & (1) \\ M-x & (1) \\ M-y & (1) \\ \oplus 7 & 0 \\ P & 7 \\ O & 0 \\ O & 0 \\ P & 1 \\ P & M \\ A \\ - M \\ S \\ - 1 \\ - 5 \\ M \\ - 1 \\ - 5 \\ $	0P A2 A9 09 E9	2:	2 AI 2 AI 2 AI 41 2 00 21 61 2 EI 80 80 80 80 80 80 80 80 80 80		3 3 3 3 3 3 3 3 3 3	266 66 85 85 86 84	N 3 3 5 5 3 3 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2A 6A	2	1	OP EA 48 68 68 28 49 66 56 78 78 78 8A 8A 9A 98	N 4 3 1 3 1 4 1 6 1 6 1 2	E	P N 1 6	2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	4	3	_		-				86	4	2	2	2	C		
DY SR OP RA HA HP LL UOR TI SC EED EI TX TY AX SX AX SX AX SX AX SX AX SX AX SX AX SX SX AX SX SX SX SX SX SX SX SX SX SX SX SX SX	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0P A2 A0 09 E9	2 : 2 : 2 :	2 AI 2 AI 2 AI 41 2 01 2 01 61 2 01 61 81 81 81 81 81 81 81 81 81 81 81 81 81			266 66 65 85 85 85 85 85 85 85 85 85 85 85 85 85	N 3 3 5 5 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		24	2	1	OP EA 48 68 68 66 38 78 78 AA 8A 9A 98	N 4 3 1 3 1 4 1 4 1 6 1 2			2 2 2	0 <b>P</b>	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	4	3 3 3							86	4	2		2 J J J - J A J J	C		
D Y S R O P R A H A H L L D L O D R T S B C E D E I T X T X S X A X S X A X S X (1) A A (2) A (2) A (2)	$ \begin{array}{c} M-x & (1) \\ M-x & (1) \\ M-y & (1) \\ \oplus 7 & 0 \\ P & M & S-1-S \\ P & M & S-1-S \\ S+1-S & M-A \\ S+1-S & M-A \\ S+1-S & M-A \\ S-1-S & M-A \\ P & 0 \\ P & $	0P A2 A0 09 E9	2 : 2 : 2 :	2 AI 2 AI 2 AI 41 2 01 2 01 61 2 01 61 81 81 81 81 81 81 81 81 81 81 81 81 81			266 66 65 85 85 85 85 85 85 85 85 85 85 85 85 85	N 3 3 5 5 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		24	2	1	OP EA 48 68 68 66 38 78 78 AA 8A 9A 98	N         4           3         1           3         1           3         1           4         1           6         1           2         1			2 2 2	0 <b>P</b> 11	5	2 11 2 11 3 3 7 7 7 2 F 2 9	PN 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	90 5 5 10 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	N 4 7 4 7 7 7 4	# 3 3 3 3 3	0 <b>P</b> BE 19	4	3 3 3							86	4	2 2			C		
D Y S R O P R A H A H L P C D C D C D C D C D C D C D C D	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0P A2 A0 09 E9	2 : 2 : 2 :	2 AI 2 AI 2 AI 41 2 01 2 01 61 2 01 61 81 81 81 81 81 81 81 81 81 81 81 81 81			266 66 65 85 85 85 85 85 85 85 85 85 85 85 85 85	N 3 3 5 5 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		24	2	1	0P EA 48 68 68 28 78 78 78 78 78 8A 88 8A 98 98	N         I           3         1           3         1           3         1           6         1           7         1           8         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           1         1           2         1           2         1           2         1           2         1           2         1           2         1           2         1           2         1           2         1           2         1           2         1           2         1           2         1           3         1           4         1           2         1           2         1           2         1           3         1           4         1			2 2 2	0 <b>P</b> 111 91	5	# 0 8 5 2 11 3 3 7 7 2 F 9 9	P N 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2222	9C	N 4 7 4 7 7 7 7 6	# 3 3 3 3 3 3	0 <b>P</b> BE 19	м 4 5	3 3 3							86	4	# 2 2 7 7 8		2 J J J - J A J J A - J J J J J	C		
D Y S R O P A H A H P L P L O D T T S B C C E C E C T T Y A A Y S X A Y A (1) A A A C (1) (2) (3) (4) (4) (5) (4) (4) (5) (4) (4) (4) (4) (4) (5) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2 : 2 : 2 : 2 :	2 AI 2 AI 2 AI 2 AI 41 2 00 61 61 61 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	266 66 85 86 84 85 86 84 85 86 84 85	N 3 3 5 5 3 3 3 3 3 3 3 AGN		24A 6A	2 2 2	1	0P EA 48 68 68 28 49 60 38 F8 78 78 AA AB BA 99 98	2 1 3 1 3 1 3 1 4 1 6 1 6 1 6 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 3 1 1 4 1 1 4 1 1 2 1 2 1 1 2 1 1 2 1 1 2 1 1 1 2 1 1 2 1 1 2 1		P N 1 6 1 6 1 6		0 <b>P</b> 11 91	5	# 0 8 5 2 11 3 3 7 7 2 F 9 9	P N 4 4 6 6 6 6 6 6 6 6 7 4 4 4		9C	N 4 7 4 7 7 7 7 6	# 3 3 3 3 3 3	0 <b>P</b> BE 19	а 4 5	3 3 3			AC	OP T	2		86	4	2 2 7 8			C		
D Y S R O P A H A H P L P L O D T T S B C C E C E C T T Y A A Y S X A Y A (1) A A A C (1) (2) (3) (4) (4) (5) (4) (4) (5) (4) (4) (4) (4) (4) (5) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	$ \begin{array}{c} M-x & (1) \\ M-x & (1) \\ M-y & (1) \\ \oplus 7 & (1) \\ \oplus 7 & (1) \\ OPERATION \\ A \vee M - A \\ A - M_{0} & S-1 - S \\ P - M_{0} & S-1 - S \\ S+1 - S & M_{0} - A \\ S+1 - S & M_{0} - A \\ S+1 - S & M_{0} - A \\ \hline \hline$		2 : 2 : 2 : 2 :	2 AI 2 AI 2 AI 2 AI 41 2 00 61 61 61 80 81 81 81 81 81 81 81 81 81 81 81 81 81		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	266 66 66 85 85 86 84 85 86 84 85	N 3 3 5 5 3 3 3 3 3 3 3 AGN		24A 6A	2 2 2	1	0P EA 48 68 68 28 49 60 38 F8 78 78 AA AB BA 99 98	2 1 3 1 3 1 3 1 4 1 6 1 6 1 6 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 3 1 1 4 1 1 4 1 1 2 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 1 2 1		P N 1 6 1 6 1 6		0 <b>P</b> 11 91	5	# 0 8 5 2 11 3 3 7 7 2 F 9 9	P N 4 4 6 6 6 6 6 6 6 6 7 4 4 4		9C	N 4 7 4 7 7 7 7 6	# 3 3 3 3 3 3	0 <b>P</b> BE 19	м 4 5	3 3 3			AC.		2		86	4	# 2 2 7 7 7			C		

# **SPECIFICATIONS**

# **Maximum Ratings**

Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.3 to +7.0	Vdc	
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	Vdc	
Operating Temperature Range	т <sub>А</sub>	0 to +70	°C	
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

Characteristic	Symbol	Min	Тур	Max	Unit
Power Dissipation (Outputs High)	PD	_	500		mW
RAM Standby Voltage (Retention Mode)	VBB	3.5	_	VCC	Vdc
RAM Standby Current (Retention Mode)	IRR	_	10	_	mAdc
Input High Voltage (Normal Operating Levels)	VIH	+ 2.0	-	VCC	Vdc
Input Low Voltage (Normal Operating Levels)	VIL	- 0.3		+ 0.8	Vdc
Input Leakage Current V <sub>In</sub> = 0 to 5.0 Vdc	lin	_	± 1.0 ± 1.0	± 2.5	μAdc μAdc
RES, NMI Input High Voltage (XTLI)	Num-	+ 4.0	± 1.0	Vee	Vdc
Input Low Voltage (XTLI)	VIHXT	- 0.3		V <sub>CC</sub> + 0.8	Vdc
Input Low Current	VILXT	-0.5	_	+ 0.0	Vuc
$(V_{II} = 0.4 \text{ Vdc})$	IIL.	_	- 1.0	- 1.6	mAdc
Output High Voltage		_	- 1.0		made
$(V_{CC} = min, I_{Load} = -100 \mu Adc)$	VOH	- 2.4		_	Vdc
Output High Voltage	VCMOS	V <sub>CC</sub> - 30%		_	Vdc
(V <sub>CC</sub> = min) Output Low Voltage	TCMUS	100 00 /0			
(V <sub>CC</sub> = min, I <sub>Load</sub> = 1.6 mAdc) Output High Current (Sourcing)	V <sub>OL</sub>	-	-	+ 0.4	Vdc
(V <sub>OH</sub> = 2.4 Vdc)	ЮН	- 100	_	- 1	μAdc
Output Low Current (Sinking)					
$(V_{OI} = 0.4 \text{ Vdc})$	<sup>I</sup> OL	1.6	-	-	mAdc
Input Capacitance					
(V <sub>In</sub> -0, T <sub>A</sub> = 25°C, f = 1.0 MHz) PA, PB, PC, PD, CNTR	C <sub>in</sub>	_	_	10	pF
XTLI, XTLO		_		50	pF
Output Capacitance					
$(V_{in} - 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	Cout	_	—	10	pF
/O Port Resistance	RL	3.0	6.0	11.5	KΩ
PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7, CNTR					

NOTE: Negative sign indicates outward current flow, positive indicates inward flow.




# AC Characteristics (V<sub>CC</sub> = 5V $\pm$ 5%, T<sub>A</sub> = 0° to 70°C)

nmos

		1 MH	z	2 N	IHz	
Parameter	Symbol	Min	Max	Min	Max	Unit
XTLI Input Clock Cycle Time	т <sub>сус</sub>	0.500	5.0	0.250	5.0	μSeC
Internal Write to Peripheral Data Valid (TTL)	TPDW	1.0	-	0.5	-	μsec
Internal Write to Peripheral Data Valid (CMOS)	TCMOS	2.0	-	1.0	-	μsec
Peripheral Data Setup Time	TPDSU	400	—	200	_	nsec
Count and Edge Detect Pulse Width	TPW	1.0	_	0.5	_	μSeC

# TIMING CHARACTERISTICS







# **PROGRAMMING INSTRUCTIONS FOR MOS TECHNOLOGY 6500/1**

MOS Technology utilizes computer aided techniques to manufacture and test custom bit patterns. New custom bit data and address information is supplied on standard 80 column computer cards, 1 inch wide paper tape, or standard 1/4 inch wide audio tape cassette, or 2708/2716 EPROMS. ROM Data will also be accepted in other formats. Consult MOS Technology for details.

# MOS TECHNOLOGY (6500) CARD FORMAT

All addresses and related bit patterns must be completely defined. Each deck of cards consists of: 1) Four Title Cards, 2) Address and Memory Data Records.

Positive logic is generally used on all input cards: A logic "1" is the most positive or high level (True), and logic "0" is the most negative or low level (False). This includes chip select specifications as well as bit patterns.

# TITLE CARDS

	COLUMN	INFORMATION
FIRST CARD	1-4	MOS PART NUMBER (6500/1)
	5-80	BLANK (FOR MOS TECHNOLOGY USE)
SECOND CARD	1-20	CUSTOMER NAME
	21-40	CUSTOMER PART NUMBER
	41-60	CUSTOMER TECHNICAL CONTACT (PERSON)
	61-80	CUSTOMER PHONE NUMBER
THIRD CARD	1-20	DATA FORMAT (PUNCH "MOS")
	21-40	LOGIC FORMAT (PUNCH "POSITIVE" OR "NEGATIVE)
	41-60	VERIFICATION CODE (PUNCH "HOLD" IF CUSTOMER APPROVAL REQ.,
		PUNCH "OKAY" IF FINAL APPROVAL NOT REQ.)
	61-80	BLANK (FOR MOS TECHNOLOGY USE)
FOURTH CARD	1-6	PULLUP SELECT CARD (PUNCH "PULLUP")
	7	PULLUP OPTION FOR I/O PORT A; 1 = PULLUP
	8	PULLUP OPTION FOR I/O PORT B;1 = PULLUP
	9	PULLUP OPTION FOR I/O PORT C;1 = PULLUP
	10	PULLUP OPTION FOR I/O PORT D;1 = PULLUP

A set of four (4) Title Cards should accompany each data deck. These cards provide our computer programs additional information necessary to accurately produce the ROM Data. These four Title Cards must contain the above information.

### MOS CARD DECK FORMAT

Output data is punched on standard 80 column cards in ASCII Hollerith Code. Each byte of data to be stored is converted to two half bytes. The half bytes (whose possible values are 0 to  $F_{\text{HEX}}$ ) are translated into their ASCII equivalents and punched onto cards. Each record contains record length, memory address, and checksum information in addition to data. A column by column description of a data record follows.

.. .. . . . . . . .

COLUMN ONE	-Record Mark. Signals start of record. ASCII character "; " (HEX 3B)
COL. 2→3	- Record Length. Two ASCII characters representing a HEX number in the range 0 to $18_{\text{HEX}}$ (0 to 24). This is the count of actual data bytes in the record. A record length of 0 indicates end of file.
COL. 4→7	-Load Address. Four ASCII characters. The starting address high and starting address low are the left and right bytes respectively. The first data byte is stored in the memory location pointed to by the load address, succeeding data bytes are loaded into ascending address.
COL. 8→n	Data. Each 8 bit memory word is represented by two ASCII characters (0 to 9, A to F) to represent a hexadecimal number (0 to 255). $ \left\{n = 8 + 2^{*} \left(\frac{\text{RECORD}}{\text{LENGTH}}\right) - 1\right\} $
COL. n + 1→n + 5	Checksum. The sum of all 8 bit bytes in the record since the record mark (;) in four ASCII characters (HEX).
REMAINING COLUMNS	-Not Used. Leave blank or use for comment or labels.
SPECIAL LAST CARD	—As mentioned above, a record length of zero ("0") indicates an end of file. Following the record length on this terminal record should be a four character ASCII (HEX) count of all data records in deck. Following this is the usual checksum for this record.
See the example	under heading "MOS PAPER TAPE FORMAT."

A set of four title cards should accompany each data deck.





# MOS PAPER TAPE FORMAT

The paper tape which should be used is 1" wide paper tape using 7 or 8 bit ASCII code. Each byte of data to be stored is converted to two half bytes. The half bytes (whose possible values are 0 to F<sub>HEX</sub>) are translated into their ASCII equivalents and written onto paper tape in this form.

Each record output begins with a semicolon (";") character (ASCII 3B) to mark the start of a valid record. The next byte transmitted (Range: 1 to  $18_{HEX}$ ) is the number of data bytes contained in the record. The record's starting address high (1 byte, 2 characters), starting address low (1 byte, 2 characters), and data (usually 24 bytes, 48 characters) follow. Each record is terminated by the record's check-sum (2 bytes, 4 characters), a carriage return (ASCII 0D), Line Feed (ASCII 0A), and six "NULL" characters (ASCII 0). No other characters, such as rubouts, are allowed anywhere.

The last record transmitted has zero data bytes (indicated by ;00). The starting address field is replaced by a four digit HEX number representing the total number of data records contained in the transmission, followed by the records usual check-sum digits. An "XOFF" character ends the transmission.

#### EXAMPLE:

;180000FFEEDDCCBBAA0099887766554433221122334455667788990AFC;0000010001

All records must be punched in consecutive order and the data at each address must be completely and explicitly defined. All invalid data will be ignored and zeros substituted. Additional information as described in section entitled "TITLE CARDS" should be provided at transmission.

Commodore Semiconductor Group reserves the right to make changes to any products herein to improve reliability, function or design. Commodore Semiconductor Group does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.





# 6500 MICROPROCESSORS

# THE 6500 MICROPROCESSOR FAMILY CONCEPT ----


The 6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the 6500 group are software compatible within the group and are bus compatible with the M6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz, 2 MHz ("A" suffix on product numbers), and 3 MHz ("B" suffix on product numbers) maximum operating frequencies.

# FEATURES OF THE 6500 FAMILY

- Single + 5 volt supply
- N channel, silicon gate, depletion load technology
- · Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- · Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory

- 8 BIT Bi-directional Data Bus
- Addressable memory range of up to 65K bytes
- "Ready" input (for single cycle execution)
- Direct memory access capability
- Bus compatible with M6800
- · Choice of external or on-board clocks
- 1 MHz, 2 MHz, and 3 MHz operation
- · On-the-chip clock options
  - \* External single clock input
  - \* RC time base input
  - \* Crystal time base input
- Pipeline architecture








# COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics"—those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.



Note: 1. Clock Generator is not included on 6512,13,14,15 2. Addressing Capability and control options vary with each of the 6500 Products.

6500 Internal Architecture



# **COMMON CHARACTERISTICS**

# MAXIMUM RATINGS


RATING	SYMBOL	VALUE	UNIT	
SUPPLY VOLTAGE	Vcc	-0.3 to +7.0	Vdic	
INPUT VOLTAGE	Vin	-0.3 to +7.0	Vdc	
OPERATING TEMPERATURE	TA	0 to +70	•c	
STORAGE TEMPERATURE	TSTG	-55 to +150	•c	

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

# ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 5\%$ , Vss = 0, T<sub>A</sub> = 0° to + 70°C) $\varnothing$ , $\varnothing$ (in) applies to 6512, 13, 14, 15; $\Im \circ_{(in)}$ applies to 6502, 03, 04, 05, 06 and 07

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage					
Logic,Ø。 (in)		Vss + 2.4	_	Vcc	Vdc
Ø, Ø <sub>t</sub> (in)	VIH	Vcc - 0.2	-	Vcc + 1.0V	Vdc
Input High Voltage					
RES, NMI, RDY, IRQ, Data, S.O.		Vss + 2.0	_	-	Vdc
Input Low Voltage					
Logic,∅ <sub>° (in)</sub>		Vss - 0.3	-	Vss + 0.4	Vdc
Ø, Ø <sub>1</sub> (In)	VIL	Vss - 0.3	-	Vss + 0.2	Vdc
RES, NMI, RDY, IRO, Data, S.O.		-	-	Vss + 0.8	Vdc
Input Leakage Current					
$(V_{in} = 0 \text{ to } 5.25V, Vcc = 5.25V)$					
Logic (Excl. RDY,S.O.)	lin	_	- 1	2.5	Αμ
Ø,,Ø,(in)		_	- 1	100	هير ا
ذ(In)	ł	_	-	10.0	Αμ
Three State (Off State) Input Current					
$(V_{in} = 0.4 \text{ to } 2.4 \text{V}, \text{Vcc} = 5.25 \text{V})$					1
Data Lines	ITSI	-	-	10	<b>A</b> بر
Output High Voltage					
$(I_{OH} = -100 \mu Adc, Vcc = 4.75V)$					1
SYNC, Data, AO-A15, RW	VOH	V88 + 2.4	-	-	Vdc
Out Low Voltage					
(I <sub>OL</sub> = 1.6mAdc, Vcc = 4.75V)					
SYNC, Data, AO-A15, RW	VOL	-	-	V88 + 0.4	Vdic
Power Supply Current	lcc	-	70	160	mA
Capacitance	С				pF
$(V_{in} = 0, T_A = 25^{\circ}C, f = 1MHz)$					
Logic	C <sub>in</sub>	-	- 1	10	ļ
Data				15	
AO-A15,RW, SYNC	Cout	-	-	12	
ذ(in)	C⊘∘ <sub>(in)</sub>	-	-	15	
Ø	c <sub>Ø,</sub>	-	30	50	
Q	cø	_	50	80	

MICRO-ROCESSORS



THR



# MPS 6500

# **COMMON CHARACTERISTICS**

1 MH<sub>z</sub> TIMING

2 MHz TIMING

3 MH<sub>z</sub> TIMING

# Electrical Characteristics: (Vcc = 5V $\pm$ 5%, Vss = 0 V, T<sub>A</sub> = 0°-70°C) Minimum clock frequency = 50 KH<sub>z</sub>

CLOCK TIMING-8502, 03, 04, 05, 08, 07

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Cycle Time	тсус	1000	-	-	500	_	-
Ø <sub>Q(IN)</sub> Pulse Width (measured at 1.5v)	РWHØ0	480	-	520	240	_	260
O <sub>O (IN)</sub> Rise, Fall Time	TRØ0 TFØ0	-	-	10	-	-	10
Delay Time between Clocks (measured at 1.5v)	τ <sub>D</sub>	5	-	-	5	-	-
Ø 110UT) Pulse Width (measured at 1.5v)	PWHØ1	PWHØOL-20	-	PWHØOL	PWHØOL-20	-	PWHØOL
Ø2000 Pulse Width (measured at 1.5v)	PWHØ2	PWHØOH-40	-	PWHØ <sub>OH</sub> – 10	PWHØOH-40	_	PWHØOH-10
<sup>0</sup> 1(OUT) <sup>0</sup> 2(OUT) Rise, Fail Time (measured & to 2.0v) (Loed ½ 30pl ½ 1 TTL)	<sup>т</sup> я <sup>, т</sup> ғ	-	-	25	-	-	25

MIN	TYP.	MAX.	UNITS
333	-	-	ne
160	_	170	116
-	-	10	ne
5	-	-	na
PWHØOL-20	-	PWHØOL	ne
PWHØOH-40	-	PWHØOH-10	ns
-	-	25	ne

TYP.

80

80

-

\_

-

\_

70

\_

-

30

30

\_

MAX.

110

125

170

\_

-

\_

100

\_

120

\_

---

15

UNITS

118

ns

ne

**118** 

ns

ns

ne

ne

ns

ne

ns


na

# CLOCK TIMING-6512, 13, 14, 15

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	Тсус	1000	-	-	500	-	-	333	-	_	na
Clock Pulse Width Ø1	PWH @1	430			215			150			ns
(Measured at V <sub>oc</sub> - 0.2v) Ø2	PWH Ø2	470	-	-	235	-	-	160	-	-	
Fall Time, Rise Time											T
(Measured from 0.2v to Voc - 0.2v)	T <sub>F</sub> ,T <sub>R</sub>		-	25	-	-	15	-	-	15	ns
Delay Time between Clocks	1 1			1							1
(Measured at 0.2v)	то	0	-	-	0	-	-	0	-	-	ns

# READAWRITE TIMING (LOAD = ITTL)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	] [	MIN.
Read/Write Setup Time from 6500	TRWS	_	100	300	-	100	150		-
Address Setup Time from 6500	TADS	-	100	300	_	100	150		_
Memory Read Accese Time	TACC			575	-	-	300		-
Data Stability Time Period	TDSU	100		-	50	-	-		50
Data Hold TimeRead	THR	10		-	10	-	-	] [	10
Data Hold Time-Write	тн₩	30	60	-	30	80	-		10
Data Setup Time from 6500	TMDS	-	150	200	-	75	100		-
S.O. Setup Time	T <sub>S.O.</sub>	100	-	-	50	-	-		50
SYNC Setup Time from 6500	TSYNC			350	-	-	175		-
Address Hold Time	THA	30	60	-	30	60	-		10
R/W Hold Time	THRW	30	80	-	30	80	-		10
RDY Setup Time	TRDY	100	_	-	50	-	-		-





# **COMMON CHARACTERISTICS**

# 6500 SIGNAL DESCRIPTION

# Clocks ( $\emptyset_1, \emptyset_2$ )

The 651X requires a two phase non-overlapping clock that runs at the Vcc voltage level.

The 650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

# Address Bus (A, A, )

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

# Data Bus (D<sub>2</sub>-D<sub>7</sub>)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130pf.

# Data Bus Enable (DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two ( $\emptyset_2$ ) clock, thus allowing data output from microprocessor only during  $\emptyset_2$ . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

# Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one  $(\emptyset_1)$  and up to 100ns after phase two  $(\emptyset_2)$  will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two  $(\emptyset_2)$  in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. ( $\emptyset_2$ ) cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

# Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3KΩ external resistor should be used for proper wire-OR operation.

# Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor. NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the interrupt mask flag status. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

NMI also requires an external 3KΩ resister to Vcc for proper wire-OR operations.

inputs IRQ and NMI are hardware interrupt lines that are sampled during  $\mathcal{O}_2$  (phase 2) and will begin the appropriate interrupt routine on the  $\mathcal{O}_1$  (phase 1) following the completion of the current instruction.

# Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of  $\emptyset_1$ .

#### SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\emptyset_1$  of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\emptyset_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

#### Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the RW and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.



## ADDRESSING MODES

ACCUMULATOR ADDRESSING—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

NMOS

IMMEDIATE ADDRESSING—In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING—(X, Y in dexing)—This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING—(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time. IMPLIED ADDRESSING—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

MPS

**RELATIVE ADDRESSING**—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to + 127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING—In indexed indirect addressing (referred to as (indirect, X), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDRECT INDEXED ADDRESSING — In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.


# INSTRUCTION SET-ALPHABETIC SEQUENCE

ADC	Add Memory to Accumulator with Carry	LDA	Load Accumulator with Memory
AND	"AND" Memory with Accumulator	LDX	Load Index X with Memory
ASL	Shift left One Bit (Memory or Accumulator)	LDY	Load Index Y with Memory
BCC	Branch on Carry Clear	LSR	Shift One Bit Right (Memory or Accumulator)
BCS BEQ BIT	Branch on Carrý Set Branch on Result Zero Test Bits in Memory with Accumulator	NOP ORA	No Operation "OR" Memory with Accumulator
BMI BNE BPL BRK BVC	Branch on Result Minus Branch on Result not Zero Branch on Result Plus Force Break Force Break Branch on Overflow Clear	PHA PHP PLA PLP	Push Accumulator on Stack Push Processor Status on Stack Pull Accumulator from Stack Pull Processor Status from Stack
BVS	Branch on Overflow Set	ROL	Rotate One Bit Left (Memory or Accumulator)
CLC	Clear Carry Flag	ROR	Rotate One Bit Right (Memory or Accumulator)
CLD	Clear Decimal Mode	RTI	Return from Interrupt
CLI	Clear Interrupt Disable Bit	RTS	Return from Subroutine
CLV	Clear Overflow Flag	SBC	Subtract Memory from Accumulator with Borrow
CMP	Compare Memory and Accumulator	SEC	Set Carry Flag
CPX	Compare Memory and Index X	SED	Set Decimal Mode
CPY	Compare Memory and Index Y	SEI	Set interrupt Disable Status
DEC	Decrement Memory by One	STA	Store Accumulator in Memory
DEX	Decrement Index X by One	STX	Store Index X in Memory
DEY	Decrement Index Y by One	STY	Store Index Y in Memory
EOR	"Exclusive-or" Memory with Accumulator	TAX	Transfer Accumulator to Index X
INC	Increment Memory by One	TAY	Transfer Accumulator to Index Y
INX	Increment Index X by One	TSX	Transfer Stack Pointer to Index X
INY	Increment Index Y by One	TXA	Transfer Index X to Accumulator
JMP	Jumo to New Location	TXS	Transfer Index X to Stack Register
JSR	Jump to New Location Saving Return Address	TYA	Transfer Index Y to Accumulator


nmos



vss       1       40       RES         RDY       2       39	6502—40 Pin Package Features of 6502 • 65K Addressable Bytes of Memory (A0-A15) • IRQ Interrupt • On-the-chip Clock TTL Level Single Phase Input RC Time Base Input Crystal Time Base Input Crystal Time Base Input • SYNC Signal (can be used for single instruction execution) • RDY Signal (can be used to halt or single cycle execution) • Two Phase Output Clock for Timing of Support Chips • NMI Interrupt
RES       I       28 $\emptyset_2$ (OUT)         VSS       I       2       27 $\emptyset_0$ (IN)         IRO       3       26 $R/W$ NMI       I       4       25       D0         VCC       E       5       24       D1         A0       I       6       23       D2         A1       I       7       22       D3         A2       I       B       21       D4         A3       9       20       D5       A4         I10       19       D6       A5       A11         A6       I12       17       A11       A10         A8       I4       15       A9       A9	6503—28 Pin Package Features of 6503 • 4K Addressable Bytes of Memory (A0-A11) • On-the-chip Clock • IRQ • IRQ Interrupt • NMi Interrupt • 8 Bit Bidirectional Data Bus
RES       1       28	6504—28 Pin Package Features of 6504 • 8K Addressable Bytes of Memory (A0-A12) • On-the-chip Clock • IRQ Interrupt • 8 Bit Bidirectional Data Bus
RES       1       28	6505—28 Pin Package Features of 6505 • 4K Addressable Bytes of Memory (A0-A11) • On-the-chip Clock • IRQ Interrupt • RDY Signal • 8 Bit Bidirectional Data Bus



VCC <b>UUUU</b> A0 <b>UUU</b> A1 <b>UU</b> A3 <b>UU</b> A3 <b>UU</b>	2 27 3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17	Ø2 (ΟUT)         Ø2 (IN)         Ø0 (IN)         PAP (PAP)         D1         D2         D3         D4         D5         D6         D7         D7         D7         D4         D5         D6         D7         D7	6507—28 Pin Package Features of 6507 • 8K Addressable Bytes of Memory (A0-A12) • On-the-chip Clock • RDY Signal • 8 Bit Bidirectional Data Bus
A9 🗖	14 15		



# 6512-40 Pin Package

# Features of 6512

- 65K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- NMI Interrupt
- RDY Signal
- · 8 Bit Bidirectional Data Bus
- SYNC Signal
- · Two phase clock input
- Data Bus Enable

MPS

6500

MPS 6		
6513—28 Pin Package Features of 6513 • 4K Addressable Bytes of Memory (A0-A11) • Two phase clock input • IRQ Interrupt • NMI Interrupt • 8 Bit Bidirectional Data Bus	28 $\overrightarrow{P}$ $\overrightarrow{PES}$ 27 $\overrightarrow{P}$ $\cancel{P}_2(  N )$ 26 $\overrightarrow{P}$ $\overrightarrow{P}$ $\cancel{P}_2(  N )$ 24 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 24 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 24 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 23 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 23 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 24 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 25 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 26 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 27 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 29 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 21 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 22 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 23 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 24 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 25 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 26 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 27 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 27 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 28 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 29 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 29 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 20 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 20 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 20 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 20 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 21 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 22 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 23 $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ $\overrightarrow{P}$ 23 $\overrightarrow{P}$ $$	VSS U 1 (III) III U 1 III U 1 VCC U 1 A 1 U 1 VCC U 1 A 2 U 1 VCC U 1 A 2 U 1 U 1 A 4 VCC U 1 A 4 A 4 U 1 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4
6514—28 Pin Package Features of 6514 • 8K Addressable Bytes of Memory (A0-A12) • Two phase clock input • IRQ Interrupt • 8 Bit Bidirectional Data Bus	28 $\overrightarrow{PES}$ 27 $\cancel{0}_{2}(N)$ 26 $\overrightarrow{P}$ R/W 25 $\overrightarrow{D}$ D0 24 $\overrightarrow{D}$ 1 23 $\overrightarrow{D}$ 2 22 $\overrightarrow{D}$ 3 21 $\overrightarrow{D}$ 4 20 $\overrightarrow{D}$ 5 19 $\overrightarrow{D}$ 6 18 $\overrightarrow{D}$ 7 17 $\overrightarrow{A}$ 12 16 $\overrightarrow{A}$ 410	VSS <b>C 1</b> (IIN) <b>C C 2</b> (A) <b>C C C C 5</b> A1 <b>C C C C C</b> A2 <b>C C C C C C</b> A3 <b>C C C C C</b> A4 <b>C C C C</b> 11 A6 <b>C C C C</b> 12 A8 <b>C C C C</b> 13 A9 <b>C C C</b>
6515—28 Pin Package Features of 6515 • 4K Addressable Bytes of Memory (A0-A11) • Two phase clock input • IRQ Interrupt • RDY Signal • 8 Bit Bidirectional Data Bus	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	VSS <b>1</b> PDY <b>1</b> <b>1</b> 2 1 <b>ROY <b>1</b> <b>2</b> <b>1</b> <b>2</b> <b>1</b> <b>3</b> <b>1</b> <b>ROY <b>1</b> <b>1</b> <b>2</b> <b>1</b> <b>1</b> <b>2</b> <b>1</b> <b>1</b> <b>1</b> <b>2</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b></b></b>

MICRO-PROCESSORS

2-24