commodore
semiconductor group

NMOS

MPS
6532
MEMORY,
I/O, TIMER
ARRAY

PERIPHERALS

6532 (MEMORY, I/O, TIMER ARRAY)

THE 6532 CONCEPT—

The 6532 is designed to operate in conjunction with the MCS650X Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge detect circuit.

FEATURES OF THE 6532

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL & CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability

- High Impedance Three-State Data Pins
- 1MHz, 2MHz and 3MHz operation

ORDERING INFORMATION

MXS 6532

FREQUENCY RANGE
NO SUFFIX = 1 MHz
A = 2 MHz

PACKAGE DESIGNATOR
C = CERAMIC
P = PLASTIC

6532 PIN DESIGNATION

VSS	1	40	A6
A5	2	39	Ø2
A4	3	38	CS1
A3	4	37	$\overline{CS2}$
A2	5	36	$\overline{RS}$
A1	6	35	R/W
A0	7	34	$\overline{RES}$
PA0	8	33	DB0
PA1	9	32	DB1
PA2	10	31	DB2
PA3	11	30	DB3
PA4	12	29	DB4
PA5	13	28	DB5
PA6	14	27	DB6
PA7	15	26	DB7
PB7	16	25	$\overline{IRQ}$
PB6	17	24	PB0
PB5	18	23	PB1
PB4	19	22	PB2
VDD	20	21	PB3

PERIPHERALS

BLOCK DIAGRAM

D0	
D1	
D2	DATA
D3	BUS
D4	BUFFER
D5	
D6	
D7	

DATA DIRECTION CONTROL REGISTER A

OUTPUT REGISTER A

CSI	
CS2	CHIP
Ø2	SELECT
R/W	R/W
RES	

PERIPHERAL DATA BUFFER A

PA7
PA6
PA5
PA4
PA3
PA2
PAI
PAO

RS → 128 x 8 RAM

IRQ ← INTERRUPT CONTROL

INTERVAL TIMER

PERIPHERAL DATA BUFFER B

PB7
PB6
PB5
PB4
PB3
PB2
PBI
PB0

A0	
A1	ADDRESS
A2	DECODERS
A3	
A4	
A5	
A6	

OUTPUT REGISTER B

DATA DIRECTION CONTROL REGISTER B

MAXIMUM RATINGS

RATING	SYMBOL	VOLTAGE	UNIT
Supply Voltage	VCC	$-.3$ to $+7.0$	V
Input/Output Voltage	V_{IN}	$-.3$ to $+7.0$	V
Operating Temperature Range	T_{OP}	0 to 70	°C
Storage Temperature Range	T_{STG}	-55 to $+150$	°C

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specified range.

ELECTRICAL CHARACTERISTICS (VCC = 5.0v ± 5%, VSS = 0v, T_A = 0-70°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	V_{IH}	$V_{SS}+2.4$	1.3	VCC	V
Input Low Voltage	V_{IL}	$V_{SS}-.3$	1.1	$V_{SS}+.8$	V
Input Leakage Current; V_{IN} = V_{SS} + 5v A0-A6, RS, R/W, RES, Ø2, CS1, CS2	I_{IN}	—	1.0	2.5	μA
Input Leakage Current for High Impedance State (Three State); V_{IN} = .4v to 2.4v; D0-D7	I_{TSI}	—	± 1.0	± 10.0	μA
Input High Current; V_{IN} = 2.4v PA0-PA7, PB0-PB7	I_{IH}	− 100.	− 300.	—	μA
Input Low Current; V_{IN} = .4v PA0-PA7, PB0-PB7	I_{IL}	—	− 1.0	− 1.6	mA
Output High Voltage VCC = MIN, $I_{LOAD} \leq$ · 100μA(PA0-PA7, PB0-PB7, D0-D7)	V_{OH}	VSS + 2.4	3.5	VCC	V
Output Low Voltage VCC = MIN, $I_{LOAD} \leq$ 1.6MA	V_{OL}	V_{SS}	.2	VSS + .4	V
Output High Current (Sourcing); VOH $\geq$ 2.4v (PA0-PA7, PB0-PB7, D0-D7)	I_{OH}	− 100	− 1000	—	μA
Output Low Current (Sinking); VOL $\leq$ .4v (PA0-PA7) (PB0-PB7)	I_{OL}	1.6	3.0	--	mA
Clock Input Capacitance	C_{Clk}	—	18	30	pf
Input Capacitance	C_{IN}	—	7	10	pf
Output Capacitance	C_{OUT}	—	7	10	pf
Power Dissipation	P_D	—	500	1000	mW

PERIPHERALS

WRITE TIMING CHARACTERISTICS

READ TIMING CHARACTERISTICS

NMOS

WRITE TIMING CHARACTERISTICS

CHARACTERISTIC	SYMBOL	1MHz		2MHz		3MHz		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Clock Period	T_{CYC}	1	20	.5	10	0.33	10	μS
Rise & Fall Times	T_R, T_F	—	25	—	25	—	25	nS
Clock Pulse Width	T_C	.470	10	.235	5	0.160	5	μS
R/W valid before positive transition of clock	T_{WCW}	180	—	90	—	60	—	nS
Address valid before positive transition of clock	T_{ACW}	180	—	90	—	60	—	nS
Data Bus valid before negative transition of clock	T_{DCW}	300	—	150	—	100	—	nS
Data Bus Hold Time	T_{HW}	10	—	10	—	10	—	nS
Peripheral data valid after negative transition of clock	T_{CPW}	—	1	—	.500	—	.333	μS
Peripheral data valid after negative transition of clock driving CMOS (Level=VCC−30%)	T_{CMOS}	—	2	—	1	—	.666	μS

READ TIMING CHARACTERISTICS

CHARACTERISTIC	SYMBOL	1MHz		2MHz		3MHz		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
R/W valid before positive transition of clock	T_{WCR}	180	—	90	—	60	—	nS
Address valid before positive transition of clock	T_{ACR}	180	—	90	—	60	—	nS
Peripheral data valid before positive transition of clock	T_{PCR}	300	—	150	—	100	—	nS
Data Bus valid after positive transition of clock	T_{CDR}	—	400	—	200	—	135	nS
Data Bus Hold Time	T_{HR}	10	—	10	—	10	—	nS
$\overline{IRQ}$ valid before positive transition of clock	T_{IC}	200	—	100	—	75	—	nS

Loading = 30 pf + 1 TTL load

INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The 6532 is divided into four basic sections, RAM, I/O, TIMER, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O Register.

RAM—128 Bytes (1024 Bits)

The 128 x 8 Read/Write memory acts as a conventional static RAM. Data can be written into the RAM from the microprocessor by selecting the chip (CS1 = 1, $\overline{CS2}$ = 0) and by setting $\overline{RS}$ to a logic 0 (0.4v). Address lines A0 through A6 are then used to select the desired byte of storage.

Internal Peripheral Registers

The Peripheral A I/O port consists of eight lines which can be individually programmed to act as either an input or an output. A logic zero in a bit of the Data Direction Register (DDRA) causes the corresponding line of the PA port to act as an input. A logic one causes the corresponding PA line to act as an output. The voltage on any line programmed to be an output is determined by the corresponding bit in the Output Register (ORA).

Data is read directly from the PA pins during any read operation. For any output pin, the data transferred into the processor will be the same as that contained in the Output Register if the voltage on the pin is allowed to go to 2.4v for a logic one. Note that for input lines, the processor can write into the corresponding bit of the Output Register. This will not affect the polarity on the pin until the corresponding bit of DDRA is set to a logic one to allow the peripheral pin to act as an output.

In addition to acting as a peripheral I/O line, the PA7 line can be used as an edge-detecting input. In this mode, an active transition will set the internal interrupt flag (bit 6 of the Interrupt Flag register). Setting the interrupt flag will cause $\overline{IRQ}$ output to go low if the PA7 interrupt has been enabled. The PA7 line should be set up as an input for this mode.

Control of the PA7 edge detecting mode is accomplished by writing to one of four addresses. In this operation, A0 controls the polarity of the active transition and A1 acts to enable or disable interrupting of the processor. The data which is placed on the Data Bus during this operation is discarded and has no effect on the control of PA7.

Setting of the PA7 interrupt flag will occur on an active transition even if the pin is being used as a normal input or as a peripheral control output. The flag will also be set by an active transition if interrupting from PA7 is disabled. The reset signal ($\overline{RES}$) will disable the PA7 interrupt and will set the active transition to negative (high to low). During the system initialization routine, it is possible to set the interrupt flag by a negative transition. It may also be set by changing the polarity of the active interrupt. It is therefore recommended that the interrupt flag be cleared before enabling interrupting from PA7.

Clearing of the PA7 Interrupt Flag occurs when the microprocessor reads the Interrupt Flag Register.

The operation of the Peripheral B Input/Output port is exactly the same as the normal I/O operation of the Peripheral A port. The eight lines can each be programmed to act as either an input or as an output by placing a 0 or a 1 into the Data Direction register (DDRB). In the output mode, the voltage on a peripheral pin is controlled by the Output Register (ORB).

The primary difference between the PA and the PB ports is in the operation of the output buffers which drive these pins. The buffers are push-pull devices which are capable of sourcing 3 ma at 1.5v. This allows these pins to directly drive transistor switches. To assure that the microprocessor will read proper data on a "Read PB" operation, sufficient logic is provided in the chip to allow the microprocessor to read the Output Register instead of reading the peripheral pin as on the PA port.

INTERFACE SIGNAL DESCRIPTION

Reset (RES)

During system Initialization a logic "0" on the RES input will cause a zeroing of all four I/O registers. This In turn will cause all I/O buses to act as Inputs thus protecting external components from possible damage and erroneous data while the system Is being configured under software control. The Data Bus Buffers are put Into an OFF-STATE during Reset. Interrupt capability Is disabled with the RES signal. The RES signal must be held low for at least one clock period when reset is required.

Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ($V_{IL} < 0.4$, $V_{IL} > 2.4$) or high level clock ($V_{IL} < 0.2$, $V_{IH} = Vcc \, {+ .3 \atop - .2}$)

Read/Write (R/W)

The R/W signal Is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the 6532. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the 6532. A low on the R/W pin allows a write (with proper addressing) to the 6532.

Interrupt Request (IRQ)

The IRQ pin is an interrupt pin from the interrupt control logic. The pin will be normally high with a low indicating an interrupt from the 6532. An external pull-up device is required. The IRQ pin may be activated by a transition on PA7 or timeout of the interval timer.

Data Bus (D0-D7)

The 6532 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs and are capable of driving one standard TTL load and 130 pf.

Peripheral Data Ports

The 6532 has 16 pins available for peripheral I/O operations. Each pin is individually software programmable to act as either an input or an output. The 16 pins are divided into 2 8-bit ports, PA0-PA7 and PB0-PB7. PA7 also has other uses which are discussed in later sections. The pins are set as inputs by writing a "0" into the corresponding bit of the data direction register. A "1" into the data direction register will cause the corresponding pin to be an output. When in the input mode, the peripheral output buffers are in the "1" state and pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the 6532 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.0 volts for a "1" and less than 0.8 volts for a "0" as the peripheral pins are all TTL compatible. Pins PB0-PB7 are also capable of sourcing 3 ma at 1.5v, thus making them capable of Darlington drive.

Address Lines (A0-A6)

There are 7 address pins. In addition to these 7, there is a RAM SELECT pin. These pins, A0-A6 and RAM SELECT, are always used as addressing pins. There are two additional pins which are used as CHIP SELECTS. They are pins CS1 and CS2.

PERIPHERALS

Interval Timer

The Timer section of the 6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic.

Figure 2. BASIC ELEMENTS OF INTERVAL TIMER

The interval time can be programmed to count up to 255 time intervals. Each time interval can be either 1T, 8T, 64T or 1024T increments, where T is the system clock period. When a full count is reached, an interrupt flag is set to a logic "1". After the interrupt flag is set the internal clock begins counting down to a maximum of − 255T. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255T.

The 8 bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 0 0 1 1 0 1 0 0 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of 1, 8, 64, 1024T are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability; i.e., A_3 = 1 enables $\overline{IRQ}$, A_3 = 0 disables $\overline{IRQ}$. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the timer has counted thru 0 0 0 0 0 0 0 0 on the next count time an interrupt will occur and the counter will read 1 1 1 1 1 1 1 1. After interrupt, the timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the timer is read and a value of 1 1 1 0 0 1 0 0 is read, the time since interrupt is 27T. The value read is in two's complement, but remember that interrupt occurred on count number. Therefore, we must subtract 1.

   Value read   = 1 1 1 0 0 1 0 0

        Complement = 0 0 0 1 1 0 1 1

        ADD 1   = 0 0 0 1 1 1 0 0 = 28 Equals two's complement of register

        SUB 1   = 0 0 0 1 1 0 1 1 = 27

Thus, to arrive at the total elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as 0 0 1 1 0 1 0 0 (= 52). With a divide by 8, total time to interrupt is (52 x 8) + 1 = 417T. Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was 1 1 1 0 0 1 0 0.

After the interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag. When the interrupt flags are read (DB7 for the timer, DB6 for edge detect) data bus lines D0-D5 go to 0.

Figure 3. TIMER INTERRUPT TIMING

1. Data written into interval timers is 0 0 1 1 0 1 0 0 = 52_{10}
2. Data in interval timer is 0 0 0 1 1 0 0 1 = 25_{10}

$$52 - \frac{213}{8} - 1 = 52 - 26 - 1 = 25$$

3. Data in interval timer is 0 0 0 0 0 0 0 0 = 0_{10}

$$52 - \frac{415}{8} - 1 = 52 - 51 - 1 = 0$$

4. Interrupt has occurred at 02 pulse #416
    Data in interval timer = 1 1 1 1 1 1 1 1
5. Data in interval timer is 1 0 1 0 1 1 0 0
    two's complement is 0 1 0 1 0 1 0 0 = 84_{10}
    $84 + (52 \times 8) = 500_{10}$

When reading the timer after an interrupt, A3 should be low so as to disable the $\overline{IRQ}$ pin. This is done so as to avoid future interrupts until after another Write operation.

Interrupt Flag Register
The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.

Figure 4. INTERRUPT FLAG REGISTER

The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

NMOS

ADDRESSING

Addessing of the 6532 is accomplished by the 7 addressing pins, the $\overline{\text{RS}}$ pin and the two chip select pins CS1 and $\overline{\text{CS2}}$. To address the RAM, CS1 must be high with $\overline{\text{CS2}}$ and $\overline{\text{RS}}$ low. To address the I/O and Interval timer CS1 and $\overline{\text{RS}}$ must be high with $\overline{\text{CS2}}$ low. As can be seen to access the chip CS1 is high and $\overline{\text{CS2}}$ is low. To distinguish between RAM or I/O Timer the $\overline{\text{RS}}$ pin is used. When this pin is low the RAM is addressed, when high the I/O interval timer section is addressed. To distinguish between timer and I/O address line A2 is utilized. When A2 is high the interval timer is accessed. When A2 is low the I/O section is addressed. Table 1 illustrates the chip addressing.

Edge Sense Interrupt

In addition to its use as a peripheral I/O line, the PA7 pin can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the $\overline{\text{IRQ}}$ output will go low.

Control of the PA7 edge detecting logic is accomplished by performing a write operation for one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Figure 4.

The setting of the internal interrupt flag by an active transition on PA7 is always enabled, no matter whether PA7 is set up as an input or an output.

The $\overline{\text{RES}}$ signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register, as defined by Figure 4 immediately after reset.

I/O Register—Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinguishes I/O registers from the timer. When A2 is low and $\overline{\text{RS}}$ is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition, Address A3 is used to enable the interrupt flag to $\overline{\text{IRQ}}$.

Table 1: ADDRESSING DECODE

OPERATION	$\overline{\text{RS}}$	R/W	A4	A3	A2	A1	A0
Write RAM	0	0	—	—	—	—	—
Read RAM	0	1	—	—	—	—	—
Write DDRA	1	0	—	—	0	0	1
Read DDRA	1	1	—	—	0	0	1
Write DDRB	1	0	—	—	0	1	1
Read DDRB	1	1	—	—	0	1	1
Write Output Reg A	1	0	—	—	0	0	0
Read Output Reg A	1	1	—	—	0	0	0
Write Output Reg B	1	0	—	—	0	1	0
Read Output Reg B	1	1	—	—	0	1	0
Write Timer							
÷ 1T	1	0	1	(a)	1	0	0
÷ 8T	1	0	1	(a)	1	0	1
÷ 64T	1	0	1	(a)	1	1	0
÷ 1024T	1	0	1	(a)	1	1	1
Read Timer	1	1	—	(a)	1	—	0
Read Interrupt Flag(s)	1	1	—	—	1	—	1
Write Edge Detect Control	1	0	0	—	1	(b)	(c)

NOTES:— = Don't Care, "1" = High level (≥2.4V), "0" = Low level (≤0.4V)

(a) A3 = 0 to disable interrupt from timer to $\overline{\text{IRQ}}$
   A3 = 1 to enable interrupt from timer to $\overline{\text{IRQ}}$
(b) A1 = 0 to disable interrupt from PA7 to $\overline{\text{IRQ}}$
   A1 = 1 to enable interrupt from PA7 to $\overline{\text{IRQ}}$
(c) A0 = 0 for negative edge-detect
   A0 = 1 for positive edge-detect

PERIPHERALS