6N140A, HCPL-675x, 83024, HCPL-570x, HCPL-177K, 5962-89810, HCPL-573x, HCPL-673x, 5962-89785, 5962-98002 ¹



Hermetically Sealed, Low I_F , Wide V_{CC} , High Gain Optocouplers

Data Sheet

Description

These units are single, dual, and quad channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature range and can be purchased as either commercial product or with full MIL-PRF-38534 Class Level H or K testing or from the appropriate DLA Standard Microcircuit Drawing (SMD). All devices are manufactured and tested on a MIL-PRF-38534 certified line, and Class H and K devices are included in the DLA Qualified Manufacturers List QML-38534 for Hybrid Microcircuits.

Each channel contains a GaAsP light emitting diode that is optically coupled to an integrated high gain photon detector. The high gain output stage features an open collector output, providing both lower saturation voltage and higher signaling speed than possible with conventional photo-Darlington optocouplers. The shallow depth and small junctions offered by the IC process provides better radiation immunity than conventional photo transistor optocouplers.

The supply voltage can be operated as low as 2.0V without adversely affecting the parametric performance.

These devices have a 300% minimum CTR at an input current of only 0.5 mA making them ideal for use in low input current applications such as MOS, CMOS, low power logic interfaces or line receivers. Compatibility with high-voltage CMOS logic systems is assured by specifying I_{CCH} and I_{OH} at 18 Volts.

CAUTION

It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

 See Selection Guide-Package Styles and Lead Configuration Options for available extensions.

Features


- Dual marked with device part number and DLA Standard Microcircuit Drawing (SMD)
- Manufactured and tested on a MIL-PRF-38534 Certified Line
- QML-38534, Class H and K
- Five hermetically sealed package configurations
- Performance guaranteed over full military temperature range: -55°C to +125°C
- Low input current requirement: 0.5 mA
- High current transfer ratio: 1500% typical at $I_F = 0.5 \text{ mA}$
- Low output saturation voltage: 0.11V typical
- 1500 Vdc withstand test voltage
- High radiation immunity
- 6N138/9, HCPL-2730/31 function compatibility
- Reliability data

Applications

- Military and aerospace
- High reliability systems
- Microprocessor system interface
- Transportation, medical, and life critical systems
- Isolated input line receiver
- EIA RS-232-C line receiver
- Voltage level shifting
- Isolated input line receiver
- Isolated output line driver
- Logic ground isolation
- Harsh industrial environments
- Current loop receiver
- System test equipment isolation
- Process control input/output isolation

Functional Diagram

Multiple channel devices available.



Truth Table

(Positive Logic)

Input	Output
On (H)	L
Off (L)	Н

NOTE The connection of a 0.1- μ F bypass capacitor between V_{CC} and GND is recommended.

Package styles for these parts are 8-pin and 16-pin DIP through hole (case outlines P and E respectively), 16-pin DIP flat pack (case outline F), and leadless ceramic chip carrier (case outline 2). Devices may be purchased with a variety of lead bend and plating options. See Selection Guide—Package Styles and Lead Configuration Options for details. Standard Military Drawing (SMD) parts are available for each package and lead style.

Because the same electrical die (emitters and detectors) are used for each channel of each device listed in this data sheet, absolute maximum ratings, recommended operating conditions, electrical specifications, and performance characteristics shown in the figures are similar for all parts except as noted. Additionally, the same package assembly processes and materials are used in all devices. These similarities justify the use of a common data base for die related reliability and certain limited radiation test results.

Selection Guide-Package Styles and Lead Configuration Options

Package	16-pin DIP	8-pin DIP	8-pin DIP	16-pin Flat Pack	20-Pad LCCC
Lead Style	Through Hole	Through Hole	Through Hole	Unformed Leads	Surface Mount
Channels	4	1	2	4	2
Common Channel Wiring	V _{CC} , GND	None	V _{CC} , GND	V _{CC} , GND	None
Part Number and Options					
Commercial	6N140A	HCPL-5700	HCPL-5730	HCPL-6750	HCPL-6730
MIL-PRF-38534 Class H	6N140A/883B	HCPL-5701	HCPL-5731	HCPL-6751	HCPL-6731
MIL-PRF-38534 Class K	HCPL-177K	HCPL-570K	HCPL-573K	HCPL-675K	HCPL-673K
Standard Lead Finish	Gold Plate ^a	Gold Plate ^a	Gold Plate ^a	Gold Plate ^a	Solder Pads ^b
Solder Dipped ^b	Option #200	Option #200	Option #200		
Butt Cut/Gold Plate ^a	Option #100	Option #100	Option #100		
Gull Wing/Soldered ^b	Option #300	Option #300	Option #300		
Crew Cut/Gold Plate ^a	Option #600	Option #600	Option #600		
Class H SMD Part Number					1
Prescript for all below	None	5962-	5962-	None	5962-
Gold Plate ^a	8302401EC	8981001PC	8978501PC	8302401FC	
Solder Dipped ^b	8302401EA	8981001PA	8978501PA		89785022A

Package	16-pin DIP	8-pin DIP	8-pin DIP	16-pin Flat Pack	20-Pad LCCC
Butt Cut/Gold Plate ^a	8302401YC	8981001YC	8978501YC		
Butt Cut/Soldered ^b	8302401YA	8981001YA	8978501YA		
Gull Wing/Soldered ^b	8302401XA	8981001XA	8978501ZA		
Crew Cut/Gold Plate ^a	8302401ZC				
Crew Cut/Soldered ^b	8302401ZA				
Class K SMD Part Number					
Prescript for all below	5962-	5962-	5962-	5962-	5962-
Gold Plate ^a	9800201KEC	8981002KPC	8978503KPC	9800201KFC	
Solder Dipped ^b	9800201KEA	8981002KPA	8978503KPA		8978504K2A
Butt Cut/Gold Plate ^a	9800201KYC	8981002KYC	8978503KYC		
Butt Cut/Soldered ^b	9800201KYA	8981002KYA	8978503KYA		
Gull Wing/Soldered ^b	9800201KXA	8981002KXA	8978503KZA		
Crew Cut/Gold Plate ^a	9800201KZC				
Crew Cut/Soldered ^b	9800201KZA				


- a. Gold Plate lead finish: Maximum gold thickness of leads is <100 micro inches. Typical is 60 to 90 micro inches.
- b. Solder lead finish: Sn63/Pb37.

Functional Diagrams


16-pin DIP	8-pin DIP	8-pin DIP	16-pin Flat Pack	20-Pad LCCC
Through Hole	Through Hole	Through Hole	Unformed Leads	Surface Mount
4 Channels	1 Channel	2 Channels	4 Channels	2 Channels
1 16 16 15 15 15 15 17 17 17 17 17 18 8 9 9	1 8 8 7 7 6 6 4 4 5 5	3 6 6	1 16 16 15 15 15 16 17 17 17 17 17 17 17 17 17 17 17 17 17	15 VCC2 VO2 13 20 VCC1 10 3 VCC1 10

NOTE All DIP and flat pack devices have common V_{CC} and ground. LCCC (leadless ceramic chip carrier) package has isolated channels with separate V_{CC} and ground connections. All diagrams are top view.

Leaded Device Marking




Leadless Device Marking




Outline Drawings

16-Pin DIP Through Hole, 4 Channels




Note: Dimensions in millimeters (inches).

16-Pin Flat Pack, 4 Channels




Note: Dimensions in millimeters (inches).

20-Terminal LCCC Surface Mount, 2 Channels




Note: Dimensions in millimeters (inches). Solder Thickness 0.127 (0.005) Max.

8-Pin DIP Through Hole, 1 and 2 Channel



Note: Dimensions in millimeters (inches).

Hermetic Optocoupler Options




Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Storage Temperature	T _S	-65	+150	°C	
Operating Temperature	T _A	-55	+125	°C	
Case Temperature	T _C	_	+170	°C	
Junction Temperature	T _J	_	+175	°C	
Lead Solder Temperature		_	260 for 10 sec	°C	
Output Current (each channel)	Io	_	40	mA	
Output Voltage (each channel)	V _O	-0.5	20	V	a
Supply Voltage	V _{CC}	-0.5	20	V	a
Output Power Dissipation (each channel)		_	50	mW	b
Peak Input Current (each channel, <1 ms duration)		_	20	mA	
Average Input Current (each channel)	I _F	_	10	mA	С
Reverse Input Voltage (each channel)	V_R	_	5	V	
Package Power Dissipation (each channel)	P_{D}	_	200	mW	

- a. GND pin should be the most negative voltage at the detector side. Keeping V_{CC} as low as possible, but greater than 2.0V, provides the lowest total I_{OH} over temperature.
- b. Output power is collector output power plus total supply power for the single-channel device. For the dual-channel device, output power is collector output power plus one half the total supply power. For the quad-channel device, output power is collector output power plus one fourth of total supply power. Derate at 1.66 mW/°C above 110°C.
- c. Derate I_F at 0.33 mA/°C above 110°C.

8-Pin Ceramic DIP Single Channel Schematic



ESD Classification

(MIL-STD-883, Method 3015)	
HCPL-5700/01/0K and 6730/31/3K	▲▲, Class 1
6N140A, 6N140A/883B, HCPL-177K, HCPL-6750/51/5K and HCPL-5730/31/3K	•, Class 3

Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
Input Voltage, Low Level (Each Channel)	V _{F(OFF)}	_	0.8	V
Input Current, High Level (Each Channel)	I _{F(ON)}	0.5	5	mA
Supply Voltage	V _{CC}	2.0	18	V
Output Voltage	V _O	2.0	18	V

Electrical Characteristics

 $T_A = -55$ °C to +125°C, unless otherwise specified.

				Group A ^a		Limits				Notes
Paramet	er	Symbol	Test Conditions	Subgroup	Min	Typ ^b	Max	Unit	Fig	
Current Transfer Ratio		CTR	$I_F = 0.5 \text{ mA}, V_O = 0.4V,$ $V_{CC} = 4.5V$	1, 2, 3	300	1500	_	%	3	c, d
			$I_F = 1.6 \text{ mA}, V_O = 0.4V,$ $V_{CC} = 4.5 \text{ V}$		300	1000	_			
			$I_F = 5 \text{ mA}, V_O = 0.4V,$ $V_{CC} = 4.5V$		200	500	_			
Logic Low Output Voltag	ge	V _{OL}	$I_F = 0.5 \text{ mA}, I_{OL} = 1.5 \text{ mA},$ $V_{CC} = 4.5 \text{V}$	1, 2, 3	_	0.11	0.4	V	2	С
			$I_F = 1.6 \text{ mA}, I_{OL} = 4.8 \text{ mA},$ $V_{CC} = 4.5 \text{ V}$		_	0.13	0.4			c, e
			$I_F = 5 \text{ mA}, I_{OL} = 10 \text{ mA},$ $V_{CC} = 4.5 \text{V}$			0.16	0.4			С
Logic High Output Curre	ent	I _{OH}	$I_F = 2 \mu A, V_O = 18V,$	1, 2, 3	_	0.001	250	μΑ		С
		I _{OHX}	V _{CC} = 18V				250	μΑ		c, f
Logic Low Supply Current	Single Channel and LCCC	I _{CCL}	$I_F = 1.6 \text{ mA}, V_{CC} = 18V$	1, 2, 3	_	1.0	2	mA		g
	Dual Channel		$I_{F1} = I_{F2} = 1.6 \text{ mA},$ $V_{CC} = 18V$		_	1.0	4		4	
	Quad Channel		$I_{F1} = I_{F2} = I_{F3} = I_{F4} = 1.6 \text{ mA},$ $V_{CC} = 18V$			1.7	4			
Logic High Supply Current	Single Channel and LCCC	I _{CCH}	$I_F = 0 \text{ mA}, V_{CC} = 18V$	1, 2, 3	_	0.001	20	μА		g
	Dual Channel		$I_{F1} = I_{F2} = 0 \text{ mA},$ $V_{CC} = 18V$				40			
	Quad Channel		$I_{F1} = I_{F2} = I_{F3} = I_{F4} = 0 \text{ mA},$ $V_{CC} = 18V$		_		40			
Input Forward Voltage	Single and Dual	V _F	I _F = 1.6 mA	1	1.0	1.4	1.7	V	1	С
_	Channel			2	_	_	1.7			
				3		_	1.8			
	LCCC			1, 2, 3	1.0	1.4	1.8			
	Quad Channel			1, 2	_	1.4	1.7	-		
				3		_	1.8			
Input Reverse Breakdow	n Voltage	B _{VR}	I _R = 10 μA	1, 2, 3	5	_	_	V		С
Input-Output Insulation	Leakage Current	I _{I-O}	≤65% Relative Humidity $T_A = 25^{\circ}C, t = 5s,$ $V_{I-O} = 1500 \text{ VDC}$	1	_	_	1.0	μА		h, i

Dawanatan	Comple al	Test Conditions	Group A ^a		Limits		Unit F	F :	Notes
Parameter	Symbol	lest Conditions	Subgroup	Min	Typ ^b	Max	Unit	Fig	Notes
Capacitance Between Input-Output	C _{I-O}	f = 1 MHz, T _A = 25°C	4	_	_	4	pF		c, j k, l
Propagation Delay Time to Logic Low at Output	t _{PHL}	I_F = 0.5 mA, R_L = 4.7 kΩ, V_{CC} = 5V	9, 10, 11	_	30	100	μs	5, 6, 7, 8	С
		I_F = 1.6 mA, R_L = 1.5 kΩ, V_{CC} = 5V	9, 10, 11	_	5	30			c, e
		$I_F = 5 \text{ mA}, R_L = 680\Omega,$	9	_	2	5			c, l
		V _{CC} = 5V	10, 11			10			
			9, 10, 11			10			c, e
Propagation Delay Time to Logic High at Output	t _{PLH}	I_F = 0.5 mA, R_L = 4.7 kΩ, V_{CC} = 5V	9, 10, 11	_	17	60	μs	5, 6, 7, 8	С
		I_F = 1.6 mA, R_L = 1.5 kΩ, V_{CC} = 5 V	9, 10, 11	_	14	50			c, e
		$I_F = 5 \text{ mA}, R_L = 680 \Omega,$	9	_	8	20	1		c, l
		V _{CC} = 5V	10, 11			30			
			9, 10, 11			30			c, e
Common Mode Transient Immunity at Low Output Level	CM _L	$V_{CC} = 5V, I_F = 1.6 \text{ mA}$ $R_L = 1.5 \text{ k}\Omega, V_{CM} = 25 \text{ V}_{P-P}^I$ $ V_{CM} = 50 \text{ V}_{P-P}^e$	9, 10, 11	500	1000		V/µs	9	c, m, n, o
Common Mode Transient Immunity at High Output Level	CM _H	$V_{CC} = 5V$, $I_F = 0$ mA $R_L = 1.5 \text{ k}\Omega$, $ V_{CM} = 25 \text{ V}_{P-P}^{I}$ $ V_{CM} = 50 \text{ V}_{P-P}^{e}$	9, 10, 11	500	1000		V/µs	9	c, m, n, o

- a. Commercial parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD, Class H and Class K parts receive 100% testing at 25, 125, and –55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).
- b. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- c. Each channel.
- d. Current Transfer Ratio is defined as the ratio of output collector current, I_O, to the forward LED input current, I_F, times 100%.
- e. Not required for 6N140A, 6N140A/883B, HCPL-177K, HCPL-6750/51/5K, 8302401, and 5962-9800201 types.
- f. I_{OHX} is the leakage current resulting from channel-to-channel optical crosstalk. $I_F = 2 \mu A$ for channel under test. For all other channels, $I_F = 10 \mu A$.
- g. The HCPL-6730, HCPL-6731, and HCPL-673K dual-channel parts function as two independent single channel units. Use the single channel parameter limits.
- h. All devices are considered two-terminal devices; measured between all input leads or terminals shorted together and all output leads or terminals shorted together.
- i. This is a momentary withstand test, not an operating condition.
- j. Measured between each input pair shorted together and all output connections for that channel shorted together.
- k. Parameters tested as part of device initial characterization and after design and process changes. Parameters guaranteed to limits specified for all lots not specifically tested.
- l. Required for 6N140A, 6N140A/883B, HCPL-177K, HCPL-6750/51/5K, 8302401, and 5962-9800201 types.
- m. CM_L is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state ($V_O < 0.8 \text{ V}$). CM_H is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state ($V_O > 2.0 \text{ V}$).

n. In applications where dV/dt may exceed 50,000 V/μs (such as a static discharge), a series resistor, R_{CC}, should be included to protect the detector ICs from destructively high surge currents. The recommended value is: For single channel:

$$R_{CC}^{}=\frac{1\,(V)}{0.15\,I_{F}\,(mA)}\;k\Omega$$

For dual channel:

$$R_{CC} = \frac{1 (V)}{0.3 I_F (mA)} k\Omega$$

For quad channel:

$$R_{CC} = \frac{1 (V)}{0.6 I_{E} (mA)} k\Omega$$

o. Parameters tested as part of device initial characterization and after design and process changes. Parameters guaranteed to limits specified for all lots not specifically tested.

Typical Characteristics

$$T_A = 25$$
°C, $V_{CC} = 5V$.

Parameter	Symbol	Тур	Unit	Test Conditions	Note
Input Capacitance	C _{IN}	60	pF	$V_F = 0V, f = 1 MHz$	a
Input Diode Temperature Coefficient	$\Delta V_F / \Delta T_A$	-1.8	mV/°C	I _F = 1.6 mA	a
Resistance (Input-Output)	R _{I-O}	10 ¹²	Ω	V _{I-O} = 500V	a, b
Capacitance (Input-Output)	C _{I-O}	2.0	pF	f = 1 MHz	a, b
Dual and Quad Channel Product Only					
Input-Input Leakage Current	I _{I-I}	0.5	nA	Relative Humidity = \leq 65%, V _{I-I} = 500V, t = 5s	С
Resistance (Input-Input)	R _{I-I}	10 ¹²	Ω	V _{I-I} = 500V	С
Capacitance (Input-Input)	C _{I-I}	1.0	pF	f = 1 MHz	С

a. Each channel.

b. Measured between each input pair shorted together and all output connections for that channel shorted together.

c. Measured between adjacent input pairs shorted together for each multichannel device.

Figure 1 Input Diode Forward Current vs. Forward Voltage




Figure 3 Normalized Current Transfer Ratio vs. Input Diode Forward Current




Figure 5 Propagation Delay to Logic Low vs. Input Pulse Period




Figure 2 Normalized DC Transfer Characteristics




Figure 4 Normalized Supply Current vs. Input Diode Forward Current




Figure 6 Propagation Delay vs. Temperature




Figure 7 Propagation Delay vs. Input Diode Forward Current





Figure 8 Switching Test Circuit



* SEE NOTE 11
** C_L INCLUDES PROBE AND STRAY WIRING CAPACITANCE.





Figure 9 Test Circuit for Transient Immunity and Typical Waveforms



* SEE NOTE 11




Figure 10 Recommended Drive Circuitry Using TTL Open-Collector Logic





Figure 11 Operating Circuit for Burn-In and Steady State Life Tests



^{*} ALL CHANNELS TESTED SIMULTANEOUSLY.

For product information and a complete list of distributors, please go to our web site: www.broadcom.com.

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom in the United States, certain other countries and/or the EU.

Copyright © 2005-2017 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AV02-1766EN - January 6, 2017

