# HIGH-SPEED 128K x 8 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

### Features


- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  Industrial: 9ns (max.)

RENESAS

- Low-power operation
- *IDT709099L* 
  - Active: 1.2W (typ.)
  - Standby: 2.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
- 4ns setup to clock and Ons hold on all control, data, and address inputs
- Data input, address, and control registers
- Fast 9ns clock to data out in the Pipelined output mode
- Self-timed write allows fast cycle time
- 15ns cycle time, 66.7MHz operation in Pipelined output mode
- TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP) package
  - Green parts available, see ordering information

## Functional Block Diagram




#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

### Description

The IDT709099 is a high-speed 128K x 8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT709099 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}o$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 1.2W of power.



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm
- 4. This package code is used to reference the package diagram.

#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

### Pin Names

Left Port	Right Port	Names		
CE0L, CE1L	CEOR, CE1R	Chip Enables		
R/WL	R/Wr	Read/Write Enable		
OEL	<del>0E</del> r	Output Enable		
Aol - A16l	Aor - A16r	Address		
I/Ool - I/O7l	I/O0r - I/O7r	Data Input/Output		
CLKL	CLKr	Clock		
	<b>ADS</b> R	Address Strobe		
<u>CNTEN</u> L		Counter Enable		
<b>CNTRST</b> L	<b>CNTRST</b> R	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline		
V	СС	Power		
G	ND	Ground		

4846 tbl 01

### Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	ĒĒ₀	CE1	R/W	I/O0-7	Mode
Х	Ŷ	Н	Х	Х	High-Z	Deselected—Power Down
Х	$\uparrow$	Х	L	Х	High-Z	Deselected—Power Down
Х	$\uparrow$	L	Н	L	DATAIN	Write
L	$\uparrow$	L	Н	Н	DATAout	Read
Н	Х	L	Н	Х	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST} = X$ .

3.  $\overline{OE}$  is an asynchronous input signal.

Address	Previous Address	Addr Used	CLK	ADS	CNTEN	CNTRST	I/O <sup>(3)</sup>	Mode		
Х	Х	0	Ŷ	Х	Х	L	Dvo(0)	Counter Reset to Address 0		
An	Х	An	$\uparrow$	L <sup>(4)</sup>	Х	Н	D⊮o(n)	External Address Utilized		
An	Ар	Ар	Ŷ	Н	Н	Н	D⊮o(n)	External Address Blocked—Counter Disabled (Ap reused)		
Х	Ар	Ap + 1	Ŷ	Н	L <sup>(5)</sup>	Н	D⊮O(n+1)	Counter Enable—Internal Address Generation		

3

# Truth Table II—Address Counter Control<sup>(1,2,6)</sup>

NOTES:

 $1. \quad "H" = V_{IH,} "L" = V_{IL,} "X" = Don't \ Care.$ 

2.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ ; CE1 and R/W = VIH.

3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.

ADS is independent of all other signals including CEo and CE1.
 The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo and CE1.

6. While an external address is being loaded (ADS = VIL), R/W = VIH is recommended to ensure data is not written arbitrarily.

Industrial and Commercial Temperature Ranges

4846 tbl 02

#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

### Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature <sup>(2)</sup>	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Symbol	Rating	Commercial & Industrial	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
ЮИТ	DC Output Current	50	mA
			4846 tbl 06

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 10%.

# Absolute Maximum Ratings<sup>(1)</sup>

### Industrial and Commercial Temperature Ranges

### Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2	_	6.0 <sup>(1)</sup>	V
Vil	Input Low Voltage	-0.5 <sup>(2)</sup>		0.8	V

### NOTES:

4846 tbl 04

1. VTERM must not exceed Vcc + 10%.

2. VIL  $\geq$  -1.5V for pulse width less than 10ns.

# Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions <sup>(2)</sup>	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	9	рF
Cout <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

#### NOTES:

- 1. These parameters are determined by device characterization, but are not production tested.
- 2. 3dV references the interpolated capacitance when the input and output switch from OV to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

# DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			709099L		
Symbol	Parameter	Test Conditions	Min.	Мах.	Unit
Lu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, VIN = 0V to Vcc		5	μA
Ilo	Output Leakage Current	$\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{CC}$		5	μA
Vol	Output Low Voltage	Iol = +4mA		0.4	V
Vон	Output High Voltage	lон = -4mA	2.4	_	V

NOTE:

1. At Vcc ≤ 2.0V input leakages are undefined.

4846 tbl 05

4846 thl 07

#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(3)}$ (Vcc = 5V $\pm$ 10%)

					7090 Coi & I	n'l	70909 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Тур. <sup>(4)</sup>	Мах.	Тур. <sup>(4)</sup>	Мах.	Unit
Icc	Dynamic Operating Current	CEL and CER= VIL	COM'L	L	250	400	230	355	mA
	(Both Ports Active)	Outputs Disabled f = fMAX <sup>(1)</sup>	IND	L	300	430		_	
ISB1	Standby Current	$\overline{CE}_{L} = \overline{CE}_{R} = VIH$ $f = fMAX^{(1)}$	COM'L	L	80	135	70	110	mA
	(Both Ports - TTL Level Inputs)		IND	L	95	160	_		
ISB2	Standby Current (One Port - TTL	$\label{eq:cellson} \begin{array}{l} \overline{CE}^{*} {\mbox{\scriptsize A}}^{*} = V {\mbox{\scriptsize IL}} \mbox{ and } \\ \overline{CE}^{*} {\mbox{\scriptsize B}}^{*} = V {\mbox{\scriptsize IH}}^{(3)} \\ Active \mbox{ Port Outputs} \\ Disabled, \mbox{ f=fMAX}^{(1)} \end{array}$	COM'L	L	175	275	150	240	mA
	Level Inputs)		IND	L	195	295			
ISB3	Full Standby Current	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	mA
	(Both Ports - CMOS Level Inputs)	$\begin{array}{l} \mbox{CEL} \geq V \mbox{CC} - 0.2 V \\ \mbox{VIN} \geq V \mbox{CC} - 0.2 V \mbox{ or } \\ \mbox{VIN} \leq 0.2 V, \mbox{ f} = 0^{(2)} \end{array}$	IND	L	0.5	6.0			
ISB4	Full Standby Current	$\overline{CE}$ "A" $\leq 0.2V$ and	COM'L	L	170	270	140	225	mA
(One Port - CMOS Level Inputs)	$ \overline{CE}"B" \xrightarrow{>} VCC - 0.2V^{(5)} \\ VIN \ge VCC - 0.2V \text{ or} \\ VIN \le 0.2V, \text{ Active Port} \\ Outputs Disabled, f = fMAX^{(1)} $	IND	L	190	290		_		

4846 tbl 09

NOTES:

1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. <u>Vcc</u> = 5V, TA =  $25^{\circ}$ C for Typ, and are not production tested. Icc pc(f=0) = 150mA (Typ).

5.  $\overline{CEx} = VIL$  means  $\overline{CEox} = VIL$  and CE1x = VIH

 $\overline{CE}x = VIH$  means  $\overline{CE}ox = VIH$  or  $CE_{1X} = VIL$  $\overline{CE}x < 0.2V$  means  $\overline{CE}ox < 0.2V$  and  $CE_{1X} > Voc = 0.2V$ 

 $\label{eq:constraint} \begin{array}{|c|c|c|c|c|} \hline \hline CEx \leq 0.2V \mbox{ means } \hline CEox \leq 0.2V \mbox{ and } CE1x \geq Vcc \mbox{ - } 0.2V \mbox{ CEx} \geq Vcc \mbox{ - } 0.2V \mbox{ means } \hline CEox \geq Vcc \mbox{ - } 0.2V \mbox{ or } CE1x \leq 0.2V \mbox{ } \end{array}$ 

"X" represents "L" for left port or "R" for right port.

### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

5V

893Ω


5pF\*

4846 drw 05

### AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

4846 tbl 10



4846 drw 04

Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcкLz, tcкHz, toLz, and toHz). \*Including scope and jig.

 $347\Omega \leq$ 

DATAOUT




Figure 3. Typical Output Derating (Lumped Capacitive Load).

#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)<sup>(3)</sup> ( $Vcc = 5V \pm 10\% =$ )

		Co	)99L9 om'l Ind	7090 Com'	99L12 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	25		30		ns
tCYC2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	15		20		ns
tCH1	Clock High Time (Flow-Through) <sup>(2)</sup>	12		12		ns
tCL1	Clock Low Time (Flow-Through) <sup>(2)</sup>	12	—	12	_	ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	6		8		ns
tCL2	Clock Low Time (Pipelined) <sup>(2)</sup>	6		8		ns
tR	Clock Rise Time		3	—	3	ns
tF	Clock Fall Time	_	3	—	3	ns
tsa	Address Setup Time	4		4		ns
tha	Address Hold Time	1		1		ns
tsc	Chip Enable Setup Time	4		4		ns
thc	Chip Enable Hold Time	1		1		ns
tsw	R/W Setup Time	4		4		ns
tHW	R/W Hold Time	1		1		ns
tsp	Input Data Setup Time	4		4		ns
thd	Input Data Hold Time	1		1		ns
tsad	ADS Setup Time	4		4		ns
thad	ADS Hold Time	1		1		ns
tscn	CNTEN Setup Time	4		4		ns
then	CNTEN Hold Time	1		1		ns
<b>t</b> SRST	CNTRST Setup Time	4		4		ns
thrst	CNTRST Hold Time	1		1		ns
toe	Output Enable to Data Valid		12	—	12	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2	—	2	_	ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>		20	—	25	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>		9	—	12	ns
tDC	Data Output Hold After Clock High	2		2		ns
tскнz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2		2		ns
Port-to-Port D	Delay		-	-	-	-
tcwdd	Write Port Clock High to Read Data Delay		35	—	40	ns
tccs	Clock-to-Clock Setup Time		15		15	ns

4846 tbl 11

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


2. The Pipelined output parameters (tcvc2, tcb2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL.


#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Timing Waveform of Read Cycle for Flow-Through Output  $(\mathbf{FT}/PIPE"X" = VIL)^{(3,6)}$ 



Timing Waveform of Read Cycle for Pipelined Operation  $(FT/PIPE"x" = VIH)^{(3,6)}$ 




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = V_{IL}$  and  $\overline{CNTRST} = V_{IH}$ .
- 4. The output is disabled (High-Impedance state) by CE0 = VIH or CE1 = VIL following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers
- are for reference use only. 6. 'X' here denotes Left or Right port. The diagram is with respect to that port.


#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>



Timing Waveform of Write with Port-to-Port Flow-Through Read<sup>(4,5,7)</sup>



### NOTES:


- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709099 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/W and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured ±200mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_0$  and  $\overline{ADS} = VIL$ ; CE1 and  $\overline{CNTRST} = VIH$ .
- 5.  $\overline{OE} = V_{IL}$  for the Right Port, which is being read from.  $\overline{OE} = V_{IH}$  for the Left Port, which is being written to.
- 6. If tccs  $\leq$  maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

9


#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = VIL$ )<sup>(3)</sup>



Timing Waveforn of Pipelined Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. TEo and ADS = VIL; CE1 and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.




#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE} = VIL$ )<sup>(3)</sup>



Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. CEo and ADS = VIL; CE1 and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.




709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>



Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>



### NOTES:


1.  $\overline{CE}_0$  and  $\overline{OE} = VIL$ ; CE1, R/ $\overline{W}$ , and  $\overline{CNTRST} = VIH$ .

2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.


#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



Timing Waveform of Counter Reset (Pipelined Outputs)<sup>(2)</sup>



- 1.  $\overline{CE_0}$  and  $R/\overline{W} = V_{IL}$ ; CE1 and  $\overline{CNTRST} = V_{IH}$ .
- 2.  $\overline{CE}_0 = VIL; CE_1 = VIH.$
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
  Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

#### 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

### A Functional Description

The IDT709099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}\text{o}$  = VIL or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709099's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}\text{o}$  = VIL and CE1 = VIH to reactivate the outputs.

### Industrial and Commercial Temperature Ranges

### Depth and Width Expansion

The IDT709099 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709099 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.




Figure 4. Depth and Width Expansion with IDT709099

709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM	Industrial and Commercial Temperature Ra	inges
Ordering Information		
Device Power Speed Package Process/ Type Range	Blank Tray 8 Tape and Reel Blank Commercial (0°C to +70°C)	
	G Green	
	PF 100-pin TQFP (PNG100)	
	9 Industrial Only } Speed in nanoseconds	
	L Low Power	
NOTES	709099 1024K (128K x 8-Bit) Synchronous Dual-Port RAI	

#### NOTES:

 Industrial temperature range is available. For specific other, packages and powers contact your sales office. LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02 Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

### Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
9	709099L9PFGI	PNG100	TQFP	Ι
	709099L9PFGI8	PNG100	TQFP	I

# Datasheet Document History

9/30/99: 11/10/99:		Initial Public Release Replaced IDT logo
12/22/99:	Page 1	Added missing diamond
1/5/01:	Page 3	Changed information in Truth Table II
	Page 4	Increased storage temperature parameter
		Clarified TA parameter
	Page 5	DC Electrical parameters-changed wording from "open" to "disabled"
		Added overbar to CE in notes
		Changed ±200mV to 0mV in notes
		Removed Preliminary status
11/09/01:	Page 2	Added date revision for pin configuration
	Page 5 & 7	Added Industrial temp to column heading and values for 9ns speed to DC & AC Electrical Characteristics
	Page 15	Added Industrial temp offering to 9ns ordering information
	Page 4, 5 & 7	Removed Industrial temp footnote from all tables

## 709099L High-Speed 128K x 8 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

# Datasheet Document History (continued)

01/29/09:	Page 15	Removed "IDT" from orderable part number
08/20/10:	Page 1	Added green parts availability to features
	Page 15	Added green indicator to ordering information
	Page 7	In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp range values located in the table, the commercial TA header note has been removed
	Pages 8-11	In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the footnotes with the CNTEN logic definition found in Truth Table II - Address Counter Control
	Page 1	Removed the 7.5ns speed grade from the commercial offering
	Page 5	Removed the 7ns speed grade from the commercial offering in the DC Electrical Characteristics table
	Page 7	Removed the 7ns speed grade from the commercial offering in the AC Electrical Characteristics table
	Page 15	Removed the 7ns speed grade from the commercial offering in the ordering information
04/08/15:	Page 1	Numbers for Piplined Output Mode updated: includes clock to data out, cycle time and operation
	Page 2	Removed IDT in reference to fabrication
	Page 2 &16	The package code PN100-1 changed to PN100 to match standard package codes
	Page 6	Corrected typo in the Typical Output Derating(Lumped Capitive Load) diagram
	Page 16	Added Tape and Reel to Ordering Information
01/24/18:	-	Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
08/13/19:	Page 1 & 15	Deleted obsolete Commercial grades 9/12ns
	Page 2	Rotated PNG100 TQFP pin configuration to accurately reflect pin 1 orientation
	Page 15	Added Orderable Part Information table
	0	

### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
  Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.