SCAS113 – D3482, MARCH 1990 – REVISED APRIL 1993

<ul> <li>Operation From Very Slow Input Transitions</li> </ul>	-	PACKAGE VIEW)
Temperature-Compensated Threshold	1A [] 1	16] 1B
Levels	1Y 🚺 2	15 2A
High Noise Immunity	2Y 🛿 3	14 🛛 2B
Flow-Through Architecture Optimizes	GND 🛛 4	13] V <sub>CC</sub>
PCB Layout	GND 🛿 5	12] V <sub>CC</sub>
<ul> <li>Center-Pin V<sub>CC</sub> and GND Configurations</li> </ul>	3Y [ 6	11 ] 3A
Minimize High-Speed Switching Noise	4Y [ 7	10 ] 3B
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted</li> </ul>	4B [ 8	9] 4A
CMOS) 1-μm Process		

- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Both Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

### description


Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals. It performs the Boolean function  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The 74AC11132 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.


FU	FUNCTION TABLE								
INP	UTS	OUTPUT							
Α	В	Y							
н	Н	L							
L	Х	н							
Х	L	Н							

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

SCAS113 - D3482, MARCH 1990 - REVISED APRIL 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	– 0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	– 0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	$\dots \dots - 0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	$\dots \dots \pm 20 \text{ mA}$
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V <sub>CC</sub> or GND	± 100 mA
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.2			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.2			V
		V <sub>CC</sub> = 5.5 V	3.9			
	Low-level input voltage	$V_{CC} = 3 V$			0.5	
V <sub>IL</sub> Lo		$V_{CC} = 4.5 V$			0.9	mA
		V <sub>CC</sub> = 5.5 V			1.1	
VI	Input voltage				- 24	mA
VO	Output voltage				- 24	mA
		$V_{CC} = 3 V$	0		VCC	
IOH	High-level output current	$V_{CC} = 4.5 V$	0		VCC	V
		V <sub>CC</sub> = 5.5 V			-4	
		V <sub>CC</sub> = 3 V			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24	mA
		V <sub>CC</sub> = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		100	ns/V
T <sub>A</sub>	Operating free-air temperature		- 40		85	°C



SCAS113 – D3482, MARCH 1990 – REVISED APRIL 1993

PARAMETER	TEST CONDITIONS	N	T <sub>A</sub> = 25°C			MIN		UNIT
		Vcc	MIN	TYP	MAX	IVITIN	MAX	UNIT
		3 V			2.2		2.2	
V <sub>T+</sub>		4.5 V			3.2		3.2	V
		5.5 V			3.9		3.9	
		3 V	0.5			0.5		
$V_{T-}$		4.5 V	0.9			0.9		V
		5.5 V	1.1			1.1		
		3 V	0.3		1.2	0.3	1.2	
V <sub>hys</sub> (V <sub>T+</sub> – V <sub>T</sub> –)		4.5 V	0.4		1.4	0.4	1.4	V
(* + * -)	,	5.5 V	0.5		1.6	0.5	1.6	
	I <sub>OH</sub> = – 50 μA	3 V	2.9			2.9		
		4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
VOH	I <sub>OH</sub> = - 4 mA	3 V	2.58			2.48		V
	I <sub>OH</sub> = – 24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
	lot = 34 mA	4.5 V			0.36		0.44	
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lj	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			± 0.1		± 1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5				pF

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	Т	₄ = 25°C	;	MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX			
<sup>t</sup> PLH	A or B	V	2.2	6.2	9.2	2.2	10.3	
<sup>t</sup> PHL	AOIB	T	2.8	6.8	9.8	2.8	10.5	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C		MIN MAX	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	WIIIN		UNIT
<sup>t</sup> PLH	A or B	V	1.8	4.2	6.9	1.8	7.5	
<sup>t</sup> PHL	AUB	T	2.3	4.8	7.3	2.3	8	ns




SCAS113 - D3482, MARCH 1990 - REVISED APRIL 1993

### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS		UNIT
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	27	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.
  - C. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated