SCAS380 – D3199, AUGUST 1988 – REVISED APRIL 1993

 Internal Look-Ahead for Fast Counting Carry Output for n-Bit Cascading 	DW OR N PACKAGE (TOP VIEW)
Fully Synchronous Operation for Counting	
 Flow-Through Architecture to Optimize PCB Layout 	Q _A [] 2 19] CLK Q _B [] 3 18] A
 Center-Pin V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise 	GND [] 4 17] B GND [] 5 16] V _{CC}
 EPIC ™ (Enhanced-Performance Implanted CMOS) 1-μm Process 	GND [] 6 15 [] V _{CC} GND [] 7 14] C
 500-mA Typical Latch-Up Immunity at 125°C 	Q _C [] 8 13 [] D Q _D [] 9 12 [] ENP
 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs 	

description

This synchronous, presettable 4-bit decade counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters; however, counting spikes may occur on the ripple carry out output (RCO). A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable in that they may be preset to any number between 0 and 9. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs. The clear function for the 74AC11160 is synchronous and a low level at the clear input sets all four of the flip-flops outputs low, regardless of the levels of the levels of the levels of the clock, load, or enable inputs.

If one of these decade counters is preset to a number between 10 and 15 or assumes such an invalid state when power is applied, it will progress to the normal sequence within two counts as shown in the state diagram.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output (RCO). RCO thus enabled will produce a high-level pulse while the count is 9 (HLLH). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

This counter features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The 74AC11160 is characterized for operation from -40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1993, Texas Instruments Incorporated

SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993

state diagram




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993



logic diagram (positive logic)[†]




SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993

output sequence

Illustrated below is the following sequence:

- 1. Clear outputs to zero (54AC11160 and 74AC11160 are synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit.





SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

	,
Supply voltage range, V _{CC}	\ldots –0.5 V to 7 V
Input voltage range, V _I (see Note 1) –(0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND pins	±125 mA
Storage temperature range	−65°C to 150°C
[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These a	are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended op	perating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.	

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		$V_{CC} = 5.5 V$	3.85			
		V _{CC} = 3 V			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		$V_{CC} = 5.5 V$			1.65	
VI	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		V _{CC} = 3 V			-4	
IOH	High-level output current	$V_{CC} = 4.5 V$			-24	mA
		$V_{CC} = 5.5 V$			-24	
		V _{CC} = 3 V			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24	mA
		V _{CC} = 5.5 V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate	•	0		10	ns/V
Тд	Operating free-air temperature		-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.



SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	Vee	T	A = 25°C	;	MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX		WAA	UNIT
Voн		3 V	2.9			2.9		
	I _{OH} = – 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	$l_{0} = -24 \text{ mA}$	4.5 V	3.94			3.8		
	$I_{OL} = -24 \text{ mA}$	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36		0.44	V
	I _{OL} = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
ICC	$V_I = V_{CC} \text{ or } GND, \qquad I_O = 0$	5.5 V			8		80	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		3.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements, V_{CC} = 3.3 V \pm 0.3 V (see Figure 1)

			T _A = 25°C		T _A = 25°C		T _A = 25°C		T _A = 25°C				
			MIN	MAX	MIN	MAX	UNIT						
fclock	Clock frequency		0	66	0	66	MHz						
+	Pulse duration	CLK low or high	7.5		7.5		20						
t _w		CLR low	6		6	6	ns						
		A, B, C, D	6.5		6.5								
		LOAD	6.5		6.5								
t _{su}	Setup time before CLK1	ENT, ENP 6	6		ns								
		CLR inactive	6		6								
th	Hold time after CLK↑		1		1		ns						

timing requirements, V_{CC} = 5 V \pm 0.5 V (see Figure 1)

			T _A =	T _A = 25°C		MAX	UNIT
			MIN	MAX	MIN	IVIAA	UNIT
fclock	Clock frequency		0	110	0	110	MHz
t _w Pulse duration	CLK low or high	4.5		4.5			
		CLR low	4.5		4.5		ns
		A, B, C, D	3.5		3.5		ns
t _{su}	Setup time before CLK [↑]	LOAD	6.5		6.5		
	Setup time before CLK1	ENT, ENP	4.5		4.5		-
	CLR inactive	6		6		ns	
t _h	Hold time after CLK↑		1		1		ns



SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM		Т	₄ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	WIIIN	WAA	UNIT
fmax			66			66		MHz
^t PLH	CLK	RCO	1.5	11.2	13.6	1.5	15.2	ns
^t PHL	CLK	KCO	1.5	12.2	15.1	1.5	17.2	115
^t PLH		Any Q	1.5	9	11.2	1.5	12.5	ns
^t PHL	CLK (LOAD high)	Ally Q	1.5	10.6	13.4	1.5	15.1	115
^t PLH	CLK (LOAD low)	Any Q	1.5	8.6	10.8	1.5	12.1	ns
^t PHL	CLK (LOAD IOW)	Ally Q	1.5	10.1	12.8	1.5	14.4	115
^t PLH	ENT	RCO	1.5	6	7.6	1.5	8.3	ns
^t PHL	EINT	RCO	1.5	6.8	8.9	1.5	9.9	115
^t PLH	CLR	Any Q	1.5	12	15.2	1.5	17.3	ns
^t PHL	CLR	RCO	1.5	14.1	17.3	1.5	19.7	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Т	₄ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
fmax			110			110		MHz
^t PLH	CLK	RCO	1.5	7.8	9.5	1.5	10.7	ns
^t PHL	OEK	Kee	1.5	8.5	10.6	1.5	12.1	115
^t PLH		Any Q	1.5	6.3	8	1.5	8.9	ns
^t PHL	CLK (LOAD high)		1.5	7.4	9.8	1.5	11.2	115
^t PLH		Any Q	1.5	6	7.5	1.5	8.4	ns
^t PHL	CLK (LOAD low)	Ally Q	1.5	7.1	9.4	1.5	10.7	115
^t PLH	ENT	RCO	1.5	4.2	5.5	1.5	6	ns
^t PHL	LINI	KCO	1.5	5	6.7	1.5	7.5	115
^t PLH	CLR	Any Q	1.5	8.2	10.7	1.5	12.1	ns
tPHL	ULR	RCO	1.5	9.9	12.2	1.5	13.8	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	ТҮР	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	48	pF



SCAS380 - D3199, AUGUST 1988 - REVISED APRIL 1993



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns. For testing f_{max} and pulse duration: t_r = 1 to 3 ns, t_f = 1 to 3 ns.
 - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated