74AC11478 OCTAL DUAL-RANK D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS182 - APRIL 1989 - REVISED APRIL 1993

 Specifically Designed for Data Synchronization Applications 	DW OR NT PACKAGE (TOP VIEW)		
3-State Outputs Drive Bus Lines Directly	1Q[1	∪ ₂₄] 	
Flow-Through Architecture Optimizes PCB	2Q 2	23 D 1D	
Layout	3Q [] 3	22 🛮 2D	
 Center-Pin V_{CC} and GND Pin 	4Q 🛮 4	21 🛮 3D	
Configurations Minimize High-Speed	GND ∏ 5	20 🛮 4D	
Switching Noise	GND [] 6	19 🛭 V _{CC}	
 EPIC™ (Enhanced-Performance Implanted 	GND 🛛 7	18 🛮 V _{CC}	
CMOS) 1-μm Process	GND 8	17 🛮 5D	
Package Options Include Plastic	5Q [] 9	16 🛮 6D	
Small-Outline Packages and Standard	6Q [] 10	15 🛮 7D	
Plastic 300-mil DIPs	7Q 🛮 11	14 🛮 8D	
Flastic Juu-iiiii DiF 3	8Q [] 12	13 🛮 CLK	

description

The 74AC11478 is an 8-bit dual-rank synchronizer circuit designed specifically for data synchronization applications in which the normal setup and hold time specifications are frequently violated.

Synchronization of two digital signals operating at different frequencies is a common system problem. This problem is typically solved by synchronizing one of the signals to the local clock through a flip-flop. This solution, however, causes the setup and hold time specifications associated with the flip-flop to be violated. When the setup or hold time of a flip-flop is violated, the output response is uncertain. A flip-flop is metastable if its output hangs up in the region between V_{IL} and V_{IH} . The metastable condition lasts until the flip-flop recovers into one of its two stable states. With conventional flip-flops, this recovery time can be longer than the specified maximum propagation delay.

The problem of metastability is typically solved by adding an additional layer of synchronization. This dual-rank approach is employed in the 74AC11478. The probability of the second stage entering the metastable state is exponentially reduced by this dual-rank architecture. The 74AC11478 provides a one-chip solution for system designers in asynchronous applications.

The 74AC11478 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	INPUTS	OUTPUT	
OE	CLK†	D	Q
Н	Χ	Χ	Z
L	\uparrow	L	L
L	\uparrow	Н	Н
L	L	Χ	Q_0

[†]Data presented at the D inputs requires two clock cycles to appear at the Q outputs.

EPIC is a trademark of Texas Instruments Incorporated.




SCAS182 - APRIL 1989 - REVISED APRIL 1993

logic symbol†

24 ΟE ΕN 13 CLK > C1 23 1Q 1D 1D 1D 2 22 2D 2Q 3 21 3D 3Q 20 4 4D 4Q 17 9 5D 5Q 10 16 6D 6Q 15 11 7Q 7D 12 14 8Q 8D

logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND pins	±200 mA
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85			
		V _{CC} = 3 V			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		$V_{CC} = 5.5 \text{ V}$			1.65	
٧ _I	Input voltage		0		VCC	V
٧o	Output voltage		0		Vcc	V
		V _{CC} = 3 V			-4	
lOH	High-level output current	$V_{CC} = 4.5 \text{ V}$			-24	mA
VIH VIL VI VO		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
l _{OL}	Low-level output current	$V_{CC} = 4.5 \text{ V}$			24	mA
		V _{CC} = 5.5 V			24	
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS VCC	V	TA = 25°C			MAIN	MAY	LINUT
PARAMETER		vcc vcc	MIN	TYP	MAX	MIN	MAX	UNIT
	I _{OH} = - 50 μA	3 V	2.9			2.9		
		4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	I _{OL} = -24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
V _{OL}	I _{OL} = 12 mA	3 V			0.36		0.44	V
	I _{OL} = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
ΙĮ	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
^I cc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
C _i	V _I = V _{CC} or GND	5 V		4.5				pF
Co	$V_O = V_{CC}$ or GND	5 V		10				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



74AC11478 OCTAL DUAL-RANK D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS182 - APRIL 1989 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		MIN	MAX	UNIT
		MIN	MAX	IVIIIV	IVIAA	UNIT
fclock	Clock frequency		55		55	MHz
t _{su}	Setup time, data before CLK↑	3		3		ns
th	Hold time, data after CLK↑	1.5		1.5		ns
t _W	Pulse duration, CLK high or low	9		9		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	MIN	MAX	UNIT
		MIN	MAX	IVIIIV		CIVIT
fclock	Clock frequency		83		83	MHz
t _{su}	Setup time, data before CLK↑	2.5		2.5		ns
th	Hold time, data after CLK↑	1.5		1.5		ns
t _W	Pulse duration, CLK high or low	6		6		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

00	•	, , ,						
PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
f _{max}			55			55		MHz
^t PLH	CLK	Q	3.8	10.5	13.3	3.8	15	ns
^t PHL		y	5.5	13.2	16.8	5.5	18.4	115
^t PZH	OE	Q	3.7	10.8	13.9	3.7	16	ns
^t PZL		3	5.4	14.7	19.2	5.4	22.5	10
^t PHZ	OE	Q	3.9	7.1	9.3	3.9	10.1	ns
^t PLZ	OL OL	Q	4	6.9	8.9	4	9.6	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

(" " " " " " " " " " " " " " " " " " "										
PARAMETER	FROM TO		T,	Վ = 25° C	;	MIN	MAX	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	WAX	UNIT		
f _{max}			83			83		MHz		
^t PLH	CLK	Q	2.9	6.1	8.9	2.9	10	ns		
^t PHL		Q	4.3	7.9	11.2	4.3	12.3	115		
^t PZH	OE	Q	2.9	6.4	9.6	2.9	10.8	ns		
tPZL		Q	4.1	8.1	12.3	4.1	14.0	115		
^t PHZ	05	Q	3.2	5.7	8	3.2	8.6	no		
^t PLZ	OE		3.5	5.4	7.4	3.5	8	ns		


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation of	Dower discinction conscitance per flip flep	Outputs enabled	C: 50 = 5 4 AMU	46	pF
	Power dissipation capacitance per flip-flop	Outputs disabled	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	33	рг



SCAS182 - APRIL 1989 - REVISED APRIL 1993

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns. For testing pulse duration: $t_f = t_f = 1$ to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated