
- Parallel Registered Outputs
- Internal Counters Have Direct Clear
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs



#### description


The 74AC11590 contains an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register.

The binary counter features a direct clear ( $\overline{\text{CCLR}}$ ) input and a count-enable ( $\overline{\text{CCKEN}}$ ) input. For cascading, a ripple-carry ( $\overline{\text{RCO}}$ ) output is provided. Expansion is easily accomplished for two stages by connecting  $\overline{\text{RCO}}$  of the first stage to  $\overline{\text{CCKEN}}$  of the second stage. Cascading for larger count chains can be accomplished by connecting  $\overline{\text{RCO}}$  of each stage to CCK of the following stage.

Both the register and the counter have individual positive-edge-triggered clocks. If both clocks are connected together, the counter state is always one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

The 74AC11590 is characterized for operation from −40°C to 85°C.

#### logic symbol<sup>†</sup>




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


EPIC is a trademark of Texas Instruments Incorporated.



#### logic diagram (positive logic)









#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±225 mA
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V
		V <sub>CC</sub> = 5.5 V	3.85			
		V <sub>CC</sub> = 3 V			0.9	
$V_{IL}$	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		V <sub>CC</sub> = 5.5 V			1.65	
٧ <sub>I</sub>	Input voltage		0		VCC	V
٧o	Output voltage		0		VCC	V
		V <sub>CC</sub> = 3 V			-4	
IOH	High-level output current	V <sub>CC</sub> = 4.5 V			-24	mA
		V <sub>CC</sub> = 5.5 V			-24	
		V <sub>CC</sub> = 3 V			12	
loL	Low-level output current	V <sub>CC</sub> = 4.5 V			24	mA
		V <sub>CC</sub> = 5.5 V			24	
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	TA = 25°C			MINI	MAY	UNIT
	TEST CONDITIONS	vcc -	MIN	TYP	MAX	MIN	MAX	UNII
		3 V	2.9			2.9		
	ΙΟΗ = – 50 μΑ	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
	I <sub>OL</sub> = – 24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		3				pF
Co	$V_O = V_{CC}$ or GND	5 V		11				pF

T Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C		MAX	UNIT
			MIN	MAX	IVIIIN	WAX	UNII		
fclock	Clock frequency, CCK or RCK		0	50	0	50	MHz		
	Pulse duration	CCK or RCK high or low	10		10		20		
t <sub>W</sub>	ruise duration	CCLR low	7.4		7.4		ns		
		CCKEN low before CCK↑	5.2		5.2				
t <sub>su</sub>	Setup time	CCLR high before CCK↑	3.4		3.4		ns		
		CCK↑ before RCK↑‡	8.1		8.1				
th	Hold time	CCKEN low after CCK↑	0		0		ns		

<sup>&</sup>lt;sup>‡</sup> This setup time ensures that the register will see stable data from the counter outputs. The clocks may be tied together, in which case the register will be one clock pulse behind the counter.

### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C		MAX	UNIT
			MIN	MAX	IVIIIV	WAX	UNIT		
fclock	Clock frequency, CCK or RCK		0	80	0	80	MHz		
	Pulse duration	CCK or RCK high or low	6.3		6.3		no		
t <sub>W</sub>	ruise duration	CCLR low	4.9		4.9		ns		
		CCKEN low before CCK↑	3.7		3.7				
t <sub>su</sub>	Setup time	CCLR high before CCK↑	1.6		1.6		ns		
		CCK↑ before RCK↑†	5.5		5.5				
th	Hold time	CCKEN low after CCK↑	0.5		0.5		ns		

<sup>†</sup> This setup time ensures that the register will see stable data from the counter outputs. The clocks may be tied together, in which case the register will be one clock pulse behind the counter.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	WAX	UNIT
fmax	CCK or RCK		50			50		MHz
<sup>t</sup> PLH	CCK	RCO	7	13.5	15.9	7	18.3	ns
<sup>t</sup> PHL	CCK	RCU	9	16.9	19.5	9	22.1	115
t <sub>PLH</sub>	CCLR	RCO	6.2	12.4	14.8	6.2	17.1	ns
t <sub>PLH</sub>	BCK	Q	7.3	13.7	16.2	7.3	18.7	ns
t <sub>PHL</sub>	RCK	ď	7	13.6	15.9	7	17.9	115
<sup>t</sup> PZH	ŌĒ	Q	7.8	15.5	18.5	7.8	21.1	ns
<sup>t</sup> PZL	ÜE	ų ,	8.5	18.2	21.4	8.5	24.5	115
<sup>t</sup> PHZ	ŌĒ	Q	6.3	10	11.9	6.3	13.2	20
t <sub>PLZ</sub>	OE .		6.8	10.8	12.8	6.8	14.1	ns
<sup>t</sup> PLH	CCKEN	RCO	6	11.7	14	6	16.2	ns
t <sub>PHL</sub>	CONEN	NCO NCO	6	11.6	13.7	6	15.4	115


## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Т,	<b>Վ = 25°</b> C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
f <sub>max</sub>	CCK or RCK		80			80		MHz
<sup>t</sup> PLH	ССК	RCO	3.6	7.8	10.2	3.6	11.7	ns
<sup>t</sup> PHL	OCK		4.7	9.8	12.7	4.7	14.4	115
<sup>t</sup> PLH	CCLR	RCO	3.2	7.2	9.5	3.2	10.9	ns
<sup>t</sup> PLH	DCK	Q	3.7	8	10.4	3.7	12	ns
<sup>t</sup> PHL	RCK	Q .	3.6	8.2	10.7	3.6	12.1	115
<sup>t</sup> PZH	OE	Q	3.8	8.9	11.9	3.8	13.6	ns
<sup>t</sup> PZL	OL	ď	3.7	9.5	12.6	3.7	14.3	115
<sup>t</sup> PHZ	OE	Q	4.5	7.5	9.4	4.5	10.5	ns
<sup>t</sup> PLZ	OE	ď	5.4	8.7	10.8	5.4	12	115
t <sub>PLH</sub>	CCKEN	RCO	3	6.9	9	3	10.4	ns
t <sub>PHL</sub>	COREN	RCU	2.9	7	9.2	2.9	10.4	115


#### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER			TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	Outputs enabled	C 50 pE _ f _ 1 MHz	66	nE	
	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},  f = 1 \text{ MHz}$	43	p⊦


#### PARAMETER MEASUREMENT INFORMATION














NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated