 3-State Buffer-Type Outputs Drive Bus Lines Directly 	DW PACKAGE (TOP VIEW)
Bus-Structured Pinout	
 Flow-Through Architecture Optimizes 	1Q1 2 27 1CLR
PCB Layout	1Q2 3 26 1D1
Center-Pin V _{CC} and GND Configurations	1Q3 🛛 4 25 🕽 1D2
Minimize High-Speed Switching Noise	1Q4 [5 24] 1D3
● <i>EPIC</i> [™] (Enhanced-Performance Implanted	GND 🛛 6 23 🕽 1D4
CMOS) 1-µm Process	GND [] 7 22] V _{CC}
• 500-mA Typical Latch-Up Immunity	GND 🛛 8 21 🖸 V _{CC}
at 125°C	GND 9 20 2D1
	2Q1 0 19 2D2
description	2Q2 11 18 2D3
· · · · · · · · · · · · · · · · · · ·	2Q3 12 17 2 <u>D4</u>
This dual 4-bit transparent D-type latch features	2Q4 [13 16] 2 <u>CLR</u>
3-state outputs designed specifically for bus driving. This makes these devices particularly	2LE 14 15 2OC

suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. When the latch-enable (1LE or 2LE) input is high, the Q outputs will follow the data (D) inputs in true form, according to the function table. When LE is taken low, the outputs will be latched. When the clear (1CLR or

according to the function table. When LE is taken low, the outputs will be latched. When the clear ($1\overline{\text{CLR}}$ or $2\overline{\text{CLR}}$) input goes low, the Q outputs go low independently of LE. The outputs are in a high-impedance state when the output-control ($1\overline{\text{OC}}$ or $2\overline{\text{OC}}$) input is at a high logic level.

The 74AC11873 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each 4-bit latch)									
	INPL	OUTPUT							
OC	CLR	LE	D	Q					
L	L	Х	Х	L					
L	н	Н	Н	н					
L	н	Н	L	L					
L	н	L	Х	Q ₀					
н	Х	Х	Х	Z					

EPIC is a trademark of Texas Instruments Incorporated.



Copyright © 1993, Texas Instruments Incorporated

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS095 - JANUARY 1990 - REVISED APRIL 1993

logic symbol[†]





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		3	5	5.5	V	
		V _{CC} = 3 V	2.1				
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			V	
		V _{CC} = 5.5 V	3.85				
		V _{CC} = 3 V			0.9		
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35	V	
		V _{CC} = 5.5 V			1.65		
VI	Input voltage		0		VCC	V	
VO	Output voltage		0		VCC	V	
		V _{CC} = 3 V			-4		
ЮН	High-level output current	V _{CC} = 4.5 V			-24	mA	
		V _{CC} = 5.5 V			-24		
		V _{CC} = 3 V			12		
IOL	Low-level output current	V _{CC} = 4.5 V			24	mA	
		V _{CC} = 5.5 V			24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	ns/V	
TA	Operating free-air temperature		-40		85	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	Vee	T _A = 25°C			MIN	MAY	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIIN	MAX	UNIT
		3 V	2.9			2.9		
	I _{OH} = – 50 μA	4.5 V	4.4			4.4		
Maria		5.5 V	5.4			5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	$I_{OH} = -24 \text{ mA}$	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36		0.44	V
	lot = 24 mA	4.5 V			0.36		0.44	
	$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5	μA
ICC	$V_I = V_{CC} \text{ or } GND, \qquad I_O = 0$	5.5 V			8		80	μA
Ci	V _I = V _{CC} or GND	5 V		4.5				pF
Co	$V_{O} = V_{CC}$ or GND	5 V		13.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



74AC11873 **DUAL 4-BIT D-TYPE LATCH** WITH 3-STATE OUTPUTS

SCAS095 - JANUARY 1990 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				T _A = 25°C		MAY	LINUT
			MIN	MAX	WIIIN	IVIAA	UNIT
t _w Pulse duration	CLR low	5		5		-	
	Pulse duration	LE high	5		5		ns
	Setup time, data before LE \downarrow	Hlgh	3		3		
۲su		Low	4		4		115
th	Hold time, data after LE \downarrow	High	1		1		
		Low	1		1		

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		MINI		LINUT
					WIIN	IVIAA	UNIT
t _w Pulse duration	CLR low	5		5		20	
		LE high	5		5		ns
	Setup time, data before LE \downarrow	Hlgh	2		2		
۰su		Low	3		3		115
^t h	Hold time, data after LE \downarrow	High	1		1		
		Low	1		1		115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	T,	₄ = 25°C	;	MINI	MAY		
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	UNIT	
^t PLH	Л	0	2.8	8.8	11.2	2.8	13	20	
^t PHL	В	Ŷ	2.8	9	11.2	2.8	12.7	115	
^t PLH	LE	0	3	9.4	11.8	3	13.6	20	
^t PHL		Y	2.9	9.4	11.7	2.9	13.2	115	
^t PHL	CLR	Q	2.3	8.2	10.3	2.3	11.5	ns	
^t PZH		0	1.8	6.4	8.4	1.8	9.7		
^t PZL	OC OC	Ŷ	2.7	9.9	12.5	2.7	14.4	115	
^t PHZ			0	3.8	6.8	8.4	3.8	9	20
^t PLZ		Ŷ	3.5	6.8	8.5	3.5	9.1	115	



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	FROM TO	Т	₄ = 25°C	;	MIN	мах	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVITIN	WAA	UNIT
^t PLH	D	0	2.2	5.5	7.3	2.2	8.4	20
^t PHL	U	Ŷ	2.1	5.5	7.2	2.1	8.2	115
^t PLH	LE	0	2.4	5.9	7.8	2.4	8.9	-
^t PHL		Ŷ	2.2	5.8	7.6	2.2	8.7	115
^t PHL	CLR	Q	1.7	5.1	6.8	1.7	7.6	ns
^t PZH		0	1.2	4.1	5.6	1.2	6.4	
^t PZL	OC OC	Ŷ	1.9	5.5	7.3	1.9	8.5	115
^t PHZ		0	3.5	5.9	7.4	3.5	7.9	
tPLZ		y y	3.3	5.5	7	3.3	7.6	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CON	TYP	UNIT	
C _{pd} Power dissipation capacitance per latch	Outputs enabled	$C_{1} = 50 \text{ pF}$		43	ъE
	Power dissipation capacitance per latch	Outputs disabled	C _L = 50 pF,	T = 1 MHZ	9



74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS095 - JANUARY 1990 - REVISED APRIL 1993



NOTES: A. CI includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated