74ACQ544 • 74ACTQ544 Quiet Series™ Octal Registered

Transceiver with 3-STATE Outputs

FAIRCHILD

SEMICONDUCTOR TM

74ACQ544 • 74ACTQ544 Quiet Series[™] Octal Registered Transceiver with 3-STATE Outputs

General Description

The ACQ/ACTQ544 is an inverting octal transceiver containing two sets of D-type registers for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow. The 544 inverts data in both directions.

The ACQ/ACTQ utilizes Fairchild FACT Quiet Series[™] technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO[™] output control and undershoot corrector in addition to a split ground bus for superior performance.

Features


- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- 8-bit inverting octal latched transceiver
- Separate controls for data flow in each direction
- Back-to-back registers for storage
- Outputs source/sink 24 mA

Ordering Code:

Order Number	Package Number	Package Description
74ACQ544SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACQ544SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACTQ544SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACTQ544SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available i	n Tane and Reel Specify	hy appending suffix letter "X" to the ordering code

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering c

Connection Diagram



Pin Descriptions

Pin Names	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
$\overline{A}_{\overline{0}} - \overline{A}_{\overline{7}}$	A-to-B Data Inputs or
	B-to-A 3-STATE Outputs
$\overline{B}_{\overline{0}} - \overline{B}_{\overline{7}}$	B-to-A Data Inputs or
	A-to-B 3-STATE Outputs

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation DS010685

Logic Symbols

An OEAB OEBA CEAB CEBA LEAB LEBA IEEE/IEC CEAB ≥1 I FAR FN1 OEAB CEBA ≥1 LEBA EN2 **OEB**A Logic Diagram

Functional Description

The ACQ/ACTQ544 contains two sets of eight D-type latches, with separate input and output controls for each latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from $\overline{A_0} - \overline{A_7}$ or take data from $\overline{B_0} - \overline{B_7}$, as indicated in the Data I/O Control Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA inputs.


Data I/O Control Table

	Inputs		Latch	Output
CEAB	LEAB	OEAB	Status	Buffers
н	Х	Х	Latched	High Z
х	н	х	Latched	—
L	L	Х	Transparent	_
х	х	н	_	High Z
L	х	L	_	Driving
I = HIGH Vol	tage Level			

L = LOW Voltage Level

X = Immaterial

 $\begin{tabular}{cl} A-to-B \\ \hline A to-B \\ \hline$



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum F	atings(Note 1)	Recommended Opera	ting
Supply Voltage (V _{CC})	-0.5V to +7.0V	Conditions	
DC Input Diode Current (I _{IK})		Supply Voltage V _{CC}	
$V_{I} = -0.5V$	–20 mA	ACQ	2.0V to 6.0V
$V_I = V_{CC} + 0.5V$	+20 mA	ACTQ	4.5V to 5.5V
DC Input Voltage (VI)	–0.5V to V _{CC} + 0.5V	Input Voltage (V _I)	0V to V _{CC}
DC Output Diode Current (I _{OK})		Output Voltage (V _O)	0V to V _{CC}
$V_{O} = -0.5V$	–20 mA	Operating Temperature (T _A)	-40°C to +85°C
$V_O = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate $\Delta V / \Delta t$	
DC Output Voltage (V _O)	$-0.5 V$ to $V_{CC} + 0.5 V$	ACQ Devices	
DC Output Source		V_{IN} from 30% to 70% of V_{CC}	
or Sink Current (I _O)	±50 mA	V _{CC} @3.0V, 4.5V, 5.5V	125 mV/ns
DC V_{CC} or Ground Current		Minimum Input Edge Rate $\Delta V / \Delta t$	
per Output Pin (I _{CC} or I _{GND})	±50 mA	ACTQ Devices	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	V _{IN} from 0.8V to 2.0V	
DC Latch-up Source or		V _{CC} @ 4.5V, 5.5V	125 mV/ns
Sink Current	±300 mA	Note 1: Absolute maximum ratings are those va	
Junction Temperature (T _J)		to the device may occur. The databook specific out exception, to ensure that the system design	
PDIP	140°C	supply, temperature, and output/input loading recommend operation of FACT™ circuits outsid	variables. Fairchild does not

DC Electrical Characteristics for ACQ

Symbol	Parameter	V _{CC}	T _A = -	⊦ 25°C	$\textbf{T}_{\textbf{A}}=-~40^{\circ}\textbf{C}~to~+~85^{\circ}\textbf{C}$	Units	Conditions
Symbol	i araneter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
VIH	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = - 24 mA (Note 2)
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		I _{OL} = 12 mA
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN}	Maximum Input	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}, GND$
(Note 4)	Leakage Current						
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
IOHD	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC} (Note 4)	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND
I _{OZT}	Maximum I/O						V_{I} (OE) = V_{IL} , V_{IH}
	Leakage Current	5.5		±0.6	±6.0	μA	$V_I = V_{CC}, GND$
							$V_O = V_{CC}, GND$
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figures 1, 2
	Maximum Dynamic V _{OL}	5.0	1.1	1.0		v	(Note 5)(Note 6)

3

DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	V _{cc}	T _A = +	- 25°C	$\textbf{T}_{\textbf{A}}=-~40^{\circ}\textbf{C}~to+~85^{\circ}\textbf{C}$	Units	Conditions
Gymbol	i arameter	(V)	Тур	Gu	aranteed Limits	onits	
V _{OLV}	Quiet Output	5.0	0.6	1.2		V	Figures 1, 2
	Minimum Dynamic V _{OL}	5.0	-0.6	-0.6 -1.2		v	(Note 5)(Note 6)
VIHD	Minimum HIGH Level	5.0	3.1			V	(Neta E)(Neta 7)
	Dynamic Input Voltage	5.0	3.1	3.5		v	(Note 5)(Note 7)
V _{ILD}	Maximum LOW Level	5.0	1.0	4.5		V	(Nata E)(Nata 7)
	Dynamic Input Voltage	5.0	1.9	1.5		v	(Note 5)(Note 7)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

Note 5: DIP package.

Note 6: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 7: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). f = 1 MHz.

DC Electrical Characteristics for ACTQ

Symbol	Parameter	Vcc	T _A = -	+ 25°C	$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Falameter	(V)	Тур	Gua	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	l _{OUT} = - 50 μA
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -30 \mu A$
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = - 24 mA (Note 8)
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	v	100T - 30 mA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 8)
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$
I _{OZT}	Maximum I/O	5.5		±0.6	±6.0	μA	V_{I} , (OE) = V_{IL} , V_{IH}
	Leakage Current	0.0		±0.0	10.0	μΛ	$V_O = V_{CC}, GND$
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 9)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent or GND	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2
	Maximum Dynamic V _{OL}	5.0	1.1	1.5		v	(Note 10)(Note 11)
V _{OLV}	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2
	Minimum Dynamic V _{OL}	5.0	-0.0	-1.2		v	(Note 10)(Note 11)
V _{IHD}	Maximum HIGH Level	5.0	1.9	2.2		V	(Note 10)(Note 12)
	Dynamic Input Voltage	5.0	1.5	2.2		v	(14018 10)(14018 12)
V _{ILD}	Maximum LOW Level	5.0	1.2	0.8		V	(Note 10)(Note 12)
	Dynamic Input Voltage	5.0	1.2	0.0		v	

Note 8: All outputs loaded; thresholds on input associated with output under test.

Note 9: Maximum test duration 2.0 ms, one output loaded at a time.

Note 10: DIP package.

Note 11: Max number of outputs defined as (n-1). Data Inputs are driven 0V to 3V, one output @ GND.

Note 12: Max number of Data Inputs (n) switching (n-1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

		V _{CC}		$T_A = +25^{\circ}C$		$T_{A} = -40^{\circ}$	C to + 85°C	
Symbol	bol Parameter	(V)	(V) C _L = 50 pF			C _L =	50 pF	Units
		(Note 13)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3	1.5	8.0	11.0	1.5	12.0	
t _{PHL}	Transparent Mode	5.0	1.5	5.0	7.5	1.5	8.0	ns
	A _n to B _n or B _n to A _n							
t _{PLH}	Propagation Delay	3.3	1.5	8.5	12.0	1.5	12.5	ns
t _{PHL}	LEBA, LEAB to A _n , B _n	5.0	1.5	6.0	8.0	1.5	8.5	115
	Output Enable Time	3.3	1.5	10.0	14.0	1.5	15.0	
t _{PZH}	OEBA or OEAB to An or Bn	5.0	1.5	7.0	9.5	1.5	10.0	ns
t _{PZL}	CEBA or CEAB to An or Bn							
	Output Disable Time	3.3	1.0	7.5	10.5	1.0	11.0	
t _{PHZ}	OEBA or OEAB to An or Bn	5.0	1.0	5.0	7.0	1.0	7.5	ns
t _{PLZ}	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to A_n or B_n							
t _{OSHL}	Output to Output	3.3		1.0	1.5		1.5	ns
t _{OSLH}	Skew (Note 14)	5.0		0.5	1.0		1.0	115

Note 13: Voltage Range 5.0 is $5.0V \pm 0.5V$

Voltage Range 3.3 is 3.3V $\pm\,0.3V$

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements for ACQ

Symbol	Parameter	V _{CC} (V)		+25°C 50 pF	$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 15)	Тур	G	uaranteed Minimum	
ts	Setup Time, HIGH or LOW	3.3		3.0	3.0	ns
	An or Bn to LEBA or LEAB	5.0				
t _H	Hold Time, HIGH or LOW	3.3		1.5	1.5	ns
	An or Bn to LEBA or LEAB	5.0				
t _W	Latch Enable, B to A	3.3		4.0	4.0	ns
	Pulse Width, LOW	5.0				
			1	1		

Note 15: Voltage Range 5.0 is $5.0V\pm0.5V$

Voltage Range 3.3 is 3.0V \pm 0.3V

AC Electrical Characteristics for ACTQ

		V _{CC}	T _A = + 25°C			$\textbf{T}_{\textbf{A}}=-~\textbf{40}^{\circ}\textbf{C}~\textbf{to}+\textbf{85}^{\circ}\textbf{C}$		
Symbol Parameter	Parameter	(V)		$C_L = 50 \ pF$		C _L =	50 pF	Units
		(Note 16)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay							
t _{PHL}	Transparent Mode	5.0	1.5	5.5	7.5	1.5	8.5	ns
	A _n to B _n or B _n to A _n							
t _{PLH}	Propagation Delay	5.0	1.5	6.5	8.5	1.5	9.0	ns
t _{PHL}	LEBA, LEAB to A _n , B _n	5.0	1.5	0.5	0.0	1.5	9.0	115
t _{PZH}	Output Enable Time							
t _{PZL}	OEBA or OEAB to An or Bn	5.0	1.5	8.0	10.0	1.5	10.5	ns
	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to A_n or B_n							
t _{PHZ}	Output Disable Time							
t _{PLZ}	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to A_n or B_n	5.0	1.0	5.5	7.5	1.0	8.0	ns
	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to A_n or B_n							
t _{OSHL}	Output to Output	5.0		0.5	1.0		1.0	ns
t _{OSLH}	Skew (Note 17)	5.0		0.5	1.0		1.0	115

Note 16: Voltage Range 5.0 is $5.0V\pm0.5V$

Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tooshild) or LOW-to-HIGH (tooshild). Parameter guaranteed by design. Not tested.

AC Operating Requirements for ACTQ

Symbol	ymbol Parameter		T _A = 4 C _L = 5	•	pF C _L = 50 pF	
		(Note 18)	Тур	Guara	anteed Minimum	
t _S	Setup Time, HIGH or LOW A _n or B _n to LEBA or LEAB	5.0		3.0	3.0	ns
t _H	Hold Time, HIGH or LOW A _n or B _n to LEBA or LEAB	5.0		1.5	1.5	ns
t _W	Latch Enable, B to A Pulse Width, LOW	5.0		4.0	4.0	ns

Note 18: Voltage Range 5.0 is $5.0V\pm0.5V$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	80.0	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note A. V_{OHV} and V_{OLP} are measured with respect to ground reference. **Note B.** input pulses have the following characteristics: f = 1 MHz, $t_r = 3$ ns, $t_f = 3$ ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

 V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability on the measurements.






FIGURE 2. Simultaneous Switching Test Circuit







9

www.fairchildsemi.com