DU	74ACT11112 AL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET SCAS064A – D3339, JUNE 1989 – REVISED APRIL 1993
Inputs Are TTL-Voltage Compatible	D OR N PACKAGE
• Fully Buffered to Offer Maximum Isolation	(TOP VIEW)
From External Disturbance	
<ul> <li>Flow-Through Architecture Optimizes</li> </ul>	1Q 🛛 2 15 🗍 1K
PCB Layout	1 🖸 🗍 3 14 🗍 1 CLK
<ul> <li>Center-Pin V<sub>CC</sub> and GND Configurations</li> </ul>	GND [] 4 13]] 1CLR
Minimize High-Speed Switching Noise	2Q [] 5 12[] V <u>CC</u>
● EPIC <sup>™</sup> (Enhanced-Performance Implanted	2Q 6 11 2CLR
CMOS) 1-µm Process	2PRE [] 7 10 ]] 2CLK
• 500-mA Typical Latch-Up Immunity at 125°C	2J [ 8 9] 2K
<ul> <li>Package Options Include Plastic Small-Outline Packages and Standard</li> </ul>	

#### description

Plastic 300-mil DIPs

This device contains two independent J-K negative-edge-triggered flip-flops. A low level at the PRE or CLR input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The 74ACT11112 is characterized for operation from - 40°C to 85°C.

INPUTS						PUTS		
PRE	CLR	CLK	J	К	Q	Q		
L	Н	Х	Х	Х	Н	L		
н	L	Х	Х	Х	L	Н		
L	L	Х	Х	Х	н†	H‡		
н	н	$\downarrow$	L	L	Q <sub>0</sub>	$\overline{Q}_0$		
н	Н	$\downarrow$	н	L	н	L		
н	Н	$\downarrow$	L	н	L	н		
н	Н	$\downarrow$	Н	н	TOGGLE			
н	Н	Н	Х	Х	Q <sub>0</sub>	$\overline{Q}_0$		

FUNCTION TABLE

<sup>†</sup>This configuration is <u>nonstable; that is, it will not</u> persist when either PRE or CLR returns to the inactive (high) level.


EPIC is a trademark of Texas Instruments Incorporated.



### 74ACT11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET


SCAS064A - D3339, JUNE 1989 - REVISED APRIL 1993

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordnace with ANSI/IEEE Std 91-1984 and IEC Publication 617-42.

### logic diagram, each flip-flop (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Storage temperature range	– 65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



### 74ACT11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET

SCAS064A - D3339, JUNE 1989 - REVISED APRIL 1993

### recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
IOH	High-level output current		-24	mA
I <sub>OL</sub>	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	- 40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	WIIN	WAA	UNIT
Уон	I <sub>OH</sub> = - 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
	10.1 - 24 mA	4.5 V	3.94			3.8		V
	I <sub>OH</sub> = – 24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	V
		5.5 V			0.1		0.1	
VOL	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
Ц	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		±1	μA
Icc	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40	μA
$\Delta I_{CC}^{\ddagger}$	$V_I = V_{CC}$ or GND	5.5 V			0.9		1	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This parameter is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	MIN	МАХ	UNIT
			MIN	IN MAX		IVIAA	UNIT
fclock	Clock frequency			125		125	MHz
tw Pulse duration	PRE or CLR low	4		4			
t <sub>w</sub>	CLF	CLK high or low	4		4		ns
	Satur time before CLK	Data high or low			4.5		
$t_{SU}$ Setup time before CLK $\downarrow$	PRE or CLR inactive	2		2		ns	
t <sub>h</sub>	Hold time after $CLK{\downarrow}$		1.5		1.5		ns



## 74ACT11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET

SCAS064A - D3339, JUNE 1989 - REVISED APRIL 1993


## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub> = 25°C			MIN	MAY	UNIT
FARAMETER	(INPUT)		MIN	TYP	MAX		MAX	
f <sub>max</sub>			125			125		MHz
<sup>t</sup> PLH	PRE or CLR	Q or $\overline{Q}$	1.5	3.6	6.3	1.5	6.8	ns
<sup>t</sup> PHL	PRE 01 CLR		1.5	4.6	7.4	1.5	8	
<sup>t</sup> PLH	CLK		1.5	4.2	7	1.5	7.7	ns
<sup>t</sup> PHL	CER		1.5	4.7	7.4	1.5	8.4	115

### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per flip-flop	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	39	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated