

74ACT11194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

SCAS094 - NOVEMBER 1989 - REVISED APRIL 1993



- Parallel-to-Serial, Serial-to-Parallel Conversions
- Left or Right Shifts
- Parallel Synchronous Loading
- Direct Overriding Clear
- Temporary Data Latching Capability
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs



description

This bidirectional shift register features parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction Q_A toward Q_D) Shift left (in the direction Q_D toward Q_A) Inhibit clocking (do nothing).

Synchronous parallel loading is accomplished by applying the 4 bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when both mode control inputs are low.

The 74ACT11194 is characterized for operation from – 40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

FUNCTION TABLE

	INPUTS						OUTPUTS						
CLR	MODE		CLK	SERIAL		PARALLEL			0.	0-	0-	0-	
CLK	S1	S0	CLK	LEFT	RIGHT	Α	В	С	D	QA	QB	бС	Q_D
L	Х	Χ	Х	Х	Х	Х	Х	Х	Χ	L	L	L	L
Н	Х	Χ	L	Х	Χ	Х	Χ	Χ	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	1	Х	Χ	а	b	С	d	а	b	С	d
Н	L	Н	1	Х	Н	Х	Χ	Χ	Χ	Н	Q_{An}	Q_{Bn}	Q_{Cn}
Н	L	Н	1	Х	L	Х	Χ	Χ	Χ	L	Q_{An}	Q_{Bn}	Q_{Cn}
Н	Н	L	1	Н	Χ	Х	Χ	Χ	Χ	Q _{Bn}	Q_{Cn}	Q_{Dn}	Н
Н	Н	L	↑	L	Χ	Х	Χ	Χ	Χ	Q _{Bn}	Q_{Cn}	Q_{Dn}	L
Н	L	L	Х	Х	Χ	Х	Χ	Χ	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}


H = high level (steady state)

a,b,c,d = the level of steady-state input at inputs A, B, C, or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_{A} , Q_{B} , Q_{C} , or Q_{D} , respectively, before the indicated steady-state input conditions were established.

 $Q_{An},\,Q_{Bn},\,Q_{Cn},\,Q_{Dn} = \text{the level of }Q_A,\,Q_B,\,Q_C,\,\text{or }Q_D\,\text{respectively, before the most-recent}\,\,\,\uparrow\,\text{transition of the clock}.$

timing clear, load, right-shift, inhibit, and clear sequences






L = low level (steady state)

X = irrelevant (any input, including transitions)


^{↑ =} transition from low to high level

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCAS094 - NOVEMBER 1989 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5		5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
٧ _I	Input voltage	0		VCC	V
VO	Output voltage	0		VCC	V
ІОН	High-level output current			-24	mA
loL	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		T _A = 25°C			MIN	MAV	UNIT
PARAMETER			MIN	TYP	MAX	IVIIIV	MAX	UNII
	I 50A		4.4			4.4		
	IOH = - 50 μA	5.5 V	5.4			5.4		
Voн	Jan. 24 mA		3.94			3.8		V
	IOH = - 24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\ddagger}$	5.5 V				3.85		
	Ι _{ΟL} = 50 μΑ				0.1		0.1	
	10L = 30 μΑ	5.5 V			0.1		0.1	
V _{OL}	la. – 24 mA	4.5 V			0.36		0.44	V
	I _{OL} = 24 mA				0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\ddagger}$	5.5 V					1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Δlcc [§]	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4				pF

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.

SCAS094 - NOVEMBER 1989 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		MIN	MAX	UNIT
			MIN	MAX	IVIIIV	WAX	ONIT
fclock	Clock frequency		0	100	0	100	MHz
t _W	Pulse duration	CLK high or low	5		5		ns
	ruise duration	CLR low	4.5		4.5		115
		Select	6		6		
t _{su}	Setup time before CLK ↑	Data	4		4		ns
		CLR inactive	1		1		
t _h	Hold time after CLK ↑	Select	1.5		1.5		no
	Hold time after CLK	Data	1		1		ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAA	OMIT
f _{max}			100	130		100		MHz
^t PLH	CLK	Any Q	2.2	5.8	6.9	2.2	7.7	ne
^t PHL	CLK		2.6	6.6	7.7	2.6	8.8	ns
t _{PLH}	CLR	Any Q	2.9	7.1	9.1	2.9	10.3	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	69	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated