SCAS040A - D3110, MARCH 1988 - REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- 3-State Version of 'ACT11153
- Permits Multiplexing From N Lines to One Line
- Performs Parallel-to-Serial Conversion
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process

#### description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections.

The 3-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state), the low-impedance of the single enabled output will drive the bus line to a high or low logic level. Each output has its own strobe  $(\overline{\mathbb{G}})$ . The outputs are disabled when  $\overline{\mathbb{G}}$  is high.


The 54ACT11253 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The 74ACT11253 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **FUNCTION TABLE**


SELECT INPUTS		DATA INPUTS				OUTPUT CONTROL	OUTPUT	
В	Α	C0	C1	C2	C3	G	'	
Х	Х	Х	Х	Х	Χ	Н	Z	
L	L	L	Χ	Χ	Χ	L	L	
L	L	Н	Χ	Χ	Χ	L	Н	
L	Н	Х	L	Χ	Χ	L	L	
L	Н	Х	Н	Χ	Χ	L	Н	
Н	L	Х	Χ	L	Χ	L	L	
Н	L	Х	Χ	Н	Χ	L	Н	
Н	Н	Х	Χ	Χ	L	L	L	
н	Н	Х	Χ	Χ	Н	L	Н	

Address inputs A and B are common to both sections.

54ACT11253 ... J PACKAGE 74ACT11253 ... D OR N PACKAGE (TOP VIEW)




54ACT11253 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

PRODUCTION DATA information is current as of publication date.


Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

SCAS040A - D3110, MARCH 1988 - REVISED APRIL 1993

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	_0 5 \/ to 7 \/
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	± 100 mA
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## 54ACT11253, 74ACT11253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SCAS040A - D3110, MARCH 1988 - REVISED APRIL 1993

## recommended operating conditions

			11253	74ACT11253		UNIT
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
VO	Output voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-24	mA
lOL	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	- 40	85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T <sub>A</sub> = 25°C			54ACT	11253	74ACT11253		UNIT	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	Jan - 50 nA	4.5 V	4.4			4.4		4.4			
	ΙΟΗ = – 50 μΑ	5.5 V	5.4			5.4		5.4			
Vou	I <sub>OH</sub> = - 24 mA	4.5 V	3.94			3.7		3.8		V	
VOH	IOH = - 24 IIIA	5.5 V	4.94			4.7		4.8		V	
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85					
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
	10. 50	4.5 V			0.1		0.1		0.1	V	
	I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1		
	la. 24 m A	4.5 V			0.36		0.5		0.44		
$V_{OL}$	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44		
	I <sub>OL</sub> = 50 mA†	5.5 V					1.65				
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V							1.65		
loz	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			± 0.5		± 10		± 5	μΑ	
lį	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1		± 1	μΑ	
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5						pF	
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		8						pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

SCAS040A - D3110, MARCH 1988 - REVISED APRIL 1993


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	O T <sub>A</sub> = 25°C		;	54ACT11253		74ACT11253		UNIT
PARAMETER			MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>PLH</sub>	A or B	Any Y	1.5	6.8	9.8	1.5	11.8	1.5	11	ns
<sup>t</sup> PHL	AUD		1.5	9.1	12.6	1.5	15.5	1.5	14.3	
t <sub>PLH</sub>	Data (Any C)	Y	1.5	5.7	7.4	1.5	8.9	1.5	8.3	ns
<sup>t</sup> PHL	Data (Ally C)		1.5	7.2	10.5	1.5	12.5	1.5	11.7	
<sup>t</sup> PZH	IG	V	1.5	5	7.6	1.5	9	1.5	8.5	ns
tPZL	9	Ť	1.5	4.8	7.3	1.5	8.6	1.5	8.1	110
t <sub>PHZ</sub>	G	Y	1.5	6.4	8.6	1.5	9.5	1.5	9.2	ns
tPLZ	9		1.5	5.9	7.4	1.5	8.1	1.5	7.8	110


## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT	
	Dower dissination conscitones nor multipleyer	Outputs enabled	C. 50 pF 6 4 MH I-	42	~F
Cpd	Power dissipation capacitance per multiplexer	Outputs disabled	$C_L = 50 \text{ pF},  f = 1 \text{ MHz}$	18	pΕ

### PARAMETER MEASUREMENT INFORMATION



TEST	S1			
tPLH/tPHL	Open			
tPLZ/tPZL	2×V <sub>CC</sub>			
tPHZ/tPZH	GND			





**VOLTAGE WAVEFORMS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated