54ACT11640, 74ACT11640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS027A - D2957, JULY 1987 - REVISED APRIL 1993

- Bidirectional Bus Transceivers in High-Density 24-Pin Packages
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input \overline{G} is used to disable the device so the buses are effectively isolated.

The 54ACT11640 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74ACT11640 is characterized for operation from -40° C to 85°C.

(TOP VIEW)										
A1 [24	DIR							
A2 [2	23	B1							
A3 [3	22] B2							
A4 [4	21] B3							
GND [5	20] B4							
GND [6	19] V _{CC}							
GND [7	18	V _{CC}							
GND [8	17] B5							
A5 [9	16] B6							
A6 [10	15] B7							
A7 [11	14	<u> </u>							
A8 [12	13] <u>G</u>							

54ACT11640 ... JT PACKAGE 74ACT11640 ... DW OR NT PACKAGE

54ACT11640 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE								
	TROL UTS	OPERATION						
G	DIR							
L	L	B data to A bus						
L	Н	A data to B bus						
Н	Х	Isolation						

EPIC is a trademark of Texas Instruments Incorporated.




2–1


54ACT11640, 74ACT11640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS027A - D2957, JULY 1987 - REVISED APRIL 1993

logic symbol[†]



logic diagram (positive logic)



To Seven Other Transceivers

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Output voltage range, V_O (see Note 1)	
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC})	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCAS027A - D2957, JULY 1987 - REVISED APRIL 1993

recommended operating conditions

		54ACT11640			74ACT11640			UNIT
		MIN NOM MAX MIN NOM MA		MAX				
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
VI	Input voltage	0		VCC	0		VCC	V
VO	Output voltage	0		VCC	0		VCC	V
ЮН	High-level output current			-24			-24	mA
IOL	Low-level output current			24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	ע = 25°C	;	54ACT11640		74ACT11640		UNIT	
			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			4.5 V	4.4			4.4		4.4			
		I _{OH} = - 50 μA	5.5 V	5.4			5.4		5.4			
V ~ · ·			4.5 V	3.94			3.7		3.8		V	
∨он		I _{OH} = – 24 mA	5.5 V	4.94			4.7		4.8		v	
		I _{OH} = – 50 mA [†]	5.5 V				3.85					
		I _{OH} = – 75 mA [†]	5.5 V						3.85			
		I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	v	
			5.5 V			0.1		0.1		0.1		
Vai		I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44		
VOL			5.5 V			0.36		0.5		0.44		
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65				
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65		
Ioz	A or B ports‡	$V_{O} = V_{CC}$ or GND	5.5 V			± 0.5		± 10		±5	μΑ	
Ц	G or DIR	VI = V _{CC} or GND	5.5 V			± 0.1		± 1		± 1	μA	
ICC		$V_I = V_{CC} \text{ or } GND, \qquad I_O = 0$	5.5 V			8		160		80	μA	
∆ICC [§]	à la	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V			0.9		1		1	mA	
Ci	G or DIR	$V_{I} = V_{CC}$ or GND	5 V		4						pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		12						pF	

Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
For I/O ports, the parameter I_{OZ} includes the input leakage.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



54ACT11640, 74ACT11640 **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS


SCAS027A - D2957, JULY 1987 - REVISED APRIL 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TO T _A = 25°C		54ACT11640		74ACT11640		UNIT	
	(INPUT)	(INPUT) (OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.5	6.3	9.6	1.5	11	1.5	10.5	ns
^t PHL			1.5	5.7	8.6	1.5	10	1.5	9.5	
^t PZH	ю	A or B	1.5	8.8	12.2	1.5	14.2	1.5	13.4	
^t PZL	9		1.5	8.4	12.3	1.5	14.5	1.5	13.6	ns
^t PHZ	G	A or B	1.5	9.1	12.9	1.5	14.5	1.5	13.9	
^t PLZ			1.5	9.6	13.1	1.5	15	1.5	14.2	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER			TEST CON	TYP	UNIT
C _{pd} Power dissipation capacitance per transceiver	Outputs enabled	$C_{1} = 50 \text{ pc}$	f = 1 MHz	45	۳E
	Outputs disabled	C _L = 50 pF,	f = 1 MHZ	12	p⊢



NOTES: A. CI includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated