SCAS134 - D3445, MARCH 1990 - REVISED APRIL 1993

<ul> <li>Inputs Are TTL-Voltage Compatible</li> <li>Bus Transceivers/Registers</li> </ul>	DW OR NT PACKAGE (TOP VIEW)
<ul> <li>Independent Registers and Enables for A and B Buses</li> </ul>	GAB 1 28 CAB
<ul> <li>Multiplexed Real-Time and Stored Data</li> </ul>	A2 3 26 B1
Inverting Data Paths	A3 4 25 B2
• Flow-Through Architecture to Optimize	A4 🛛 5 24 🗋 B3
PCB Layout	GND 6 23 B4
<ul> <li>Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise</li> </ul>	GND 7 22 V <sub>CC</sub> GND 8 21 V <sub>CC</sub>
EPIC <sup>™</sup> (Enhanced-Performance Implanted     CMO2) 4 m Presses	GND 9 20 B5 A5 10 19 B6
CMOS) 1-µm Process	A6[ 11 18] B7
<ul> <li>500-mA Typical Latch-Up Immunity</li> </ul>	A7 🛛 12 17 🗋 B8
at 125°C	_A8 1 <sup>3</sup> 16 CBA
<ul> <li>Package Options Include Plastic Small Outline Packages and Standard Plastic 300-mil DIPs</li> </ul>	<u></u> Бва[_14 _ 15]] SBA

#### description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enables GAB and  $\overline{GBA}$  are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data.


A low input level selects real-time data and a high selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers. Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

The 74ACT11651 is characterized for operation from – 40°C to 85°C.


EPIC is a trademark of Texas Instruments Incorporated.




SCAS134 - D3445, MARCH 1990 - REVISED APRIL 1993




R	EAL-TIME	TRANSF	ER BUS E	TO BUS	Α
L	L	Х	Х	Х	L
GAB	GBA	CAB	CBA	SAB	SBA



х	н	Ŷ	Х	Х	х
L	х	х	$\uparrow$	Х	Х
L	н	$\uparrow$	$\uparrow$	Х	Х
	STOR	AGE FRO		/or b	



R	EAL-TIME	TRANSF	ER BUS A	TO BUS	в
Н	н	х	х	L	Х
GAB	GBA	CAB	CBA	SAB	SBA



#### TRANSFER STORED DATA TO A AND/OR B





GAB


## 74ACT11651 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS134 – D3445, MARCH 1990 – REVISED APRIL 1993

	FUNCTION TABLE											
		INP	UTS			DAT	A I/O	ODED ATION OD EUNCTION				
GAB	GBA	CAB	СВА	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION				
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation				
L	н	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B Data				
Х	н	$\uparrow$	H or L	Х	Х	Input	Unspecified <sup>†</sup>	Store A, Hold B				
н	н	$\uparrow$	$\uparrow$	x‡	Х	Input	Output	Store A in both registers				
L	х	H or L	$\uparrow$	х	х	Unspecified <sup>†</sup>	Input	Hold A, Store B				
L	L	$\uparrow$	$\uparrow$	х	x‡	Output	Input	Store B in both registers				
L	L	Х	Х	Х	L	Output	Input	Real-Time $\overline{B}$ data to A Bus				
L	L	Х	H or L	Х	н	Output	Input	Stored B Data to A Bus				
н	н	Х	Х	L	х	Input	Output	Real-Time A Data to B Bus				
н	н	H or L	Х	н	х	Input	Output	Stored A Data to B Bus				
н	L	H or L	H or L	н	н	Output	Output	Stored A Data to B Bus and				
								Stored B Data to A Bus				

<sup>†</sup> The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

<sup>‡</sup>Select control = L: clocks can occur simultaneously. Select control = H: clocks must be staggered in order to load both registers.

#### logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS134 - D3445, MARCH 1990 - REVISED APRIL 1993

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots - 0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$\dots - 0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	± 50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	± 50 mA
Continuous current through V <sub>CC</sub> or GND	± 200 mA
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCAS134 - D3445, MARCH 1990 - REVISED APRIL 1993

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
VO	Output voltage	0		VCC	V
ЮН	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	0		10	ns/V
Т <sub>А</sub>	Operating free-air temperature	-40		85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST CONDITIONS	Vaa	Т	A = 25°C	;	MIN	МАХ	UNIT
FA	RAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX		WAA	UNIT
			4.5 V	4.4			4.4		
		I <sub>OH</sub> =  – 50 μA	5.5 V	5.4			5.4		
Vон		1 24 mA	4.5 V	3.94			3.8		V
		I <sub>OH</sub> = – 24 mA	5.5 V	4.94			4.8		
		I <sub>OH</sub> = – 75 mA <sup>†</sup>	5.5 V				3.85		
		1	4.5 V			0.1		0.1	
		l <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1	V
VOL		1	4.5 V			0.36		0.44	
		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.44	
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
loz	A or B ports§	$V_I = V_{CC}$ or GND	5.5 V			± 0.5		± 5	μA
Ц	Control Inputs	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			± 0.1		± 1	μA
ICC		$V_{I} = V_{CC} \text{ or } GND,  I_{O} = 0$	5.5 V			8		80	μA
$\Delta I_{CC}^{\ddagger}$		V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			0.9		1	mA
Ci	Control Inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5				pF
C <sub>io</sub>	A or B ports	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		10				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>+</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

 $\$  For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		T <sub>A</sub> = 25°C		MIN MAX		UNIT
		MIN	MAX	WIIIN	IVIAA	UNIT
fclock	Clock frequency	0	90	0	100	MHz
tw	Pulse duration, CAB or CBA high or low	5.5		5		ns
t <sub>su</sub>	Setup time, A before CAB↑ or B before CBA↑	4.5		4.5		ns
t <sub>h</sub>	Hold time, A after CAB $\uparrow$ or B after CBA $\uparrow$	2		0		ns



SCAS134 - D3445, MARCH 1990 - REVISED APRIL 1993

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	Т	<b>₄ = 25°</b> Ω	;	MIN	МАХ	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	
f <sub>max</sub>			90			90		MHz
<sup>t</sup> PLH	A or B	B or A	2.6	5.6	8.9	2.6	9.9	ns
<sup>t</sup> PHL	AUB	BUIA	4.7	7.7	10.7	4.7	11.9	115
<sup>t</sup> PLH	CBA or CAB	A or B	5.5	8.4	11.2	5.5	12.7	ns
<sup>t</sup> PHL		AUD	6.3	9.5	12.7	6.3	14.1	115
<sup>t</sup> PLH	SBA or SAB <sup>†</sup> with A or B high	A or B	4.8	7.6	10.4	4.8	11.8	
<sup>t</sup> PHL		AUD	4.1	7.7	11.2	4.1	12.4	ns
<sup>t</sup> PLH	SBA or SAB <sup>†</sup>	A or B	3	6.2	9.3	3	10.4	ns
<sup>t</sup> PHL	with A or B low	AUB	5.6	8.7	11.7	5.6	13	115
<sup>t</sup> PZH	GBA	A	4	7.4	10.7	4	11.9	ns
<sup>t</sup> PZL	GBA	^	4.3	8.2	11.9	4.3	13.3	115
<sup>t</sup> PHZ	GBA	А	5.9	7.7	9.5	5.9	10	
<sup>t</sup> PLZ	GBA	A	5.1	6.9	8.7	5.1	9.2	ns
<sup>t</sup> PZH	GAB	В	5.9	9	12.1	5.9	13.7	
<sup>t</sup> PZL	GAD		6.4	9.8	13.2	6.4	14.9	ns
<sup>t</sup> PHZ	GAB	В	4.7	7.1	9.5	4.7	10	
<sup>t</sup> PLZ	GAD	В	3.8	6.1	8.4	3.8	8.8	ns


<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

PARAMETER			TEST CON	ТҮР	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	Outputs enabled		f = 1 MHz	61	рF
	Fower dissipation capacitance per gate	Outputs disabled	C <sub>L</sub> = 50 pF,		15



SCAS134 - D3445, MARCH 1990 - REVISED APRIL 1993



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns. For testing pulse duration: t<sub>r</sub> = t<sub>f</sub> = 1 to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated