SCAS178 - D3990, DECEMBER 1991 - REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- Asynchronous Clear
- Fully Independent Clock Circuit Simplifies Use
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

The 74ACT11867 is a synchronous presettable binary counter featuring an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so

DW PACKAGE (TOP VIEW)								
Q _A Q _B Q _D Q _D Q _D Q _D Q _D Q _D Q _D Q _D	3 4 5 6 7 8 9 10 11 12 13	28 27 26 25 24 23 22 21 20 19 18 17 16 15	A B C D E F CC C H E E S 1					

that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the eight flip-flops on the rising (positive-going) edge of the clock waveform.

The counters are fully programmable; that is, the outputs may each be preset to either logic level. The load-mode circuitry allows parallel loading of the cascaded counters. As loading is synchronous, selecting the load mode disables the counter and causes the outputs to agree with the data inputs after the next clock rising edge.

The carry look-ahead circuitry is provided for cascading counters for n-bit synchronous applications without additional gating. This is done with two count-enable inputs and a carry output. Both count-enable ($\overline{\text{ENP}}$ and $\overline{\text{ENT}}$) inputs must be low to count. The direction of the count is determined by the levels of the select (S0 and S1) inputs (see the function table). Input $\overline{\text{ENT}}$ is fed forward to enable the ripple-carry ($\overline{\text{RCO}}$) output. RCO then produces a low-level pulse while the count is zero (all outputs low) when counting down or 255 during counting up (all outputs high). This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at $\overline{\text{ENP}}$ and $\overline{\text{ENT}}$ are allowed regardless of the level of the clock input.

These counters feature a fully independent clock circuit. Whenever ENP and/or ENT is taken high, RCO either goes high or remains high. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The 74ACT11867 is characterized for operation from -40° C to 85° C.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS178 - D3990, DECEMBER 1991 - REVISED APRIL 1993

MODE FUNCTION TABLE							
S 1	S0	FUNCTION					
L L Clear							
L	Н	Count down					
н	L	Load					
н	н	Count up					


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SCAS178 - D3990, DECEMBER 1991 - REVISED APRIL 1993





SCAS178 - D3990, DECEMBER 1991 - REVISED APRIL 1993

output sequence



 $+\overline{\text{ENT}}$ and $\overline{\text{ENP}}$ must both be low for counting to occur.



SCAS178 - D3990, DECEMBER 1991 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±225 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
VO	Output voltage	0		VCC	V
ЮН	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T _A = 25°C			MIN	MAY	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	WIIN	WAA	UNIT
	1au - 50 mA	4.5 V	4.4			4.4		V
	I _{OH} = -50 μA	5.5 V	5.4			5.4		
∨он	I _{OH} = -24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\ddagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1	V
		5.5 V			0.1		0.1	
VOL	le: 24 mA	4.5 V			0.36		0.44	
	I _{OL} = 24 mA	5.5 V			MAX 4.4 5.4 5.4 3.8 V 3.85 0.1 0.1 0.1 0.36 0.44 0.36 0.44 ±0.1 ±1 ±0.1 ±1 ±0.1 ±1			
	I _{OL} = 75 mA‡	5.5 V					1.65	
Ц	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80	μΑ
∆ICC§	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			0.9		1	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		4.5				pF

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



SCAS178 - D3990, DECEMBER 1991 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		MIN	MIN MAX	UNIT
			MIN	MAX	WIIN	MAA	UNIT
fclock	Clock frequency	-	0	70	0	70	MHz
	Pulse duration	S0 and S1 low	12		12		ns
tw		CLK	6.5		6.5		
	Setup time before CLK↑	Data	8		8		ns
		ENP, ENT	4		4		
_{tsu} †		S0, S1 (load)	11		11		
		S0, S1 (count down)	11		11		
		S0, S1 (count up)	11		11		
t _h	Hold time after CLK↑	Data	1		1		ns
tskew	Skew time between S0 and S1 to avoid inadvertent clear‡	S0 and S1 low		0		0	ns

[†] This setup time is required to ensure stable data.

[‡] This is the maximum time for which S0 and S1 may be low simultaneously when the device transitions between the load (S1 = H, S0 = L) and count-down (S1 = L, S0 = H) modes.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T _A = 25°C			MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	WAA	UNIT
^f max			70			70		MHz
^t PLH	CLK	RCO	6	9.9	12.7	6	14.6	ns
^t PHL	CLK	RCO	6.4	10.9	14.2	6.4	16.3	115
^t PLH	CLK	Q	5	8.9	11.9	5	13.6	ns
^t PHL		Q	4.9	9	12.2	4.9	14	115
^t PLH	ENT	RCO	3.9	6.8	9.1	3.9	10.5	ns
^t PHL		RCO	3.1	7	10.2	3.1	11.5	115
^t PHL	Clear (S0, S1 low)	Q	6.3	11.9	16.6	6.3	19.1	ns
^t PLH	S0, S1 (count up/down)	RCO	5.5	10.4	15.6	5.5	17.8	ns
^t PHL	S0, S1 (count up/down)	RCO	5.6	10.1	14.8	5.6	17.2	ns
^t PHL	Clear (S0, S1 low)	RCO	6.2	11.3	15.6	6.2	17.8	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONI	TYP	UNIT	
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 1 MHz	62	pF



SCAS178 - D3990, DECEMBER 1991 - REVISED APRIL 1993



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated