SCAS096 - FEBRUARY 1990 - REVISED APRIL 1993

15 2OC

2C 🛛

 Inputs Are TTL-Voltage Compatible DW OR NT PACKAGE 3-State Buffer-Type Outputs Drive Bus (TOP VIEW) **Lines Directly** 28 1 1 OC 1C 📙 **Bus-Structured Pinout** 1Q1 2 27 1 1 CLR Flow-Through Architecture to Optimize 1Q2 🛮 3 26 1D1 **PCB Layout** 1Q3 4 25 1 1D2 Center-Pin V_{CC} and GND Configurations to 1Q4**∏** 5 24**∏** 1D3 Minimize High-Speed Switching Noise GND 6 23 1 1 D4 • EPIC™ (Enhanced-Performance Implanted GND 7 22 V_{CC} GND 8 CMOS) 1-µm Process 21 V_{CC} GND 9 20 2D1 500-mA Typical Latch-Up Immunity at 2Q1 10 19 2D2 125°C 2Q2[] 11 18 2D3 Package Options Include Plastic Small-17 2D4 2Q3 12 **Outline Packages and Standard Plastic** 16 2CLR 2Q4 🛮 13 300-mil DIPs

description

These dual 4-bit registers feature 3-state outputs designed specifically for bus driving. This makes these devices particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The dual 4-bit latch is transparent D-type. When the latch enable input (1C or 2C) is high, the (Q) outputs will follow the data (D) inputs in true form, according to the function table. When the latch enable input is taken low, the outputs will be latched. When $\overline{\text{CLR}}$ goes low, the Q outputs go low independently of enable C. The outputs are in a high-impedance state when $\overline{\text{OC}}$ (output control) is at a high logic level.

The 74ACT11873 is characterized for operation from -40° C to 85°C.


FUNCTION TABLE


| | INPUTS | | | | | |
|-----------|--------|---|---|---------------------|--|--|
| <u>oc</u> | CLR | С | D | Q | | |
| L | L | Х | Х | L | | |
| L | Н | Н | Н | н | | |
| L | Н | Н | L | L | | |
| L | Н | L | Χ | Q _o Z | | |
| Н | Χ | Χ | Χ | Z | | |

EPIC is a trademark of Texas Instruments Incorporated.

SCAS096 - FEBRUARY 1990 - REVISED APRIL 1993


logic symbol†





 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic) each quad latch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|--|
| Input voltage range, V _I (see Note 1) | |
| Output voltage range, V _O (see Note 1) | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) | ± 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ± 50 mA |
| Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ | ± 50 mA |
| Continuous current through V _{CC} or GND | |
| Storage temperature range | |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCAS096 - FEBRUARY 1990 - REVISED APRIL 1993

recommended operating conditions

| | | MIN | MAX | UNIT |
|-------|------------------------------------|------|-----|------|
| Vcc | Supply voltage | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | V |
| ٧I | Input voltage | 0 | VCC | V |
| ٧o | Output voltage | 0 | VCC | V |
| ІОН | High-level output current | | -24 | mA |
| loL | Low-level output current | | 24 | mA |
| Δt/Δν | Input transition rise or fall rate | 0 | 10 | ns/V |
| TA | Operating free-air temperature | - 40 | 85 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V | T _A = 25°C | | | MIN | MAX | UNIT |
|--------------------|---|-------|-----------------------|------|-------|--------|------|------|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | IVIIIV | WAX | UNII |
| | ΙΟΗ = - 50 μΑ | 4.5 V | 4.4 | | | 4.4 | | |
| | | 5.5 V | 5.4 | | | 5.4 | | |
| Voн | 1011 - 24 mA | 4.5 V | 3.94 | | | 3.8 | | V |
| | I _{OH} = – 24 mA | 5.5 V | 4.94 | | | 4.8 | | |
| | $I_{OH} = -75 \text{ mA}^{\dagger}$ | 5.5 V | | | | 3.85 | | |
| | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | ٧ |
| | | 5.5 V | | | 0.1 | | 0.1 | |
| VOL | I _{OL} = 24 mA | 4.5 V | | | 0.36 | | 0.44 | |
| | | 5.5 V | | | 0.36 | | 0.44 | |
| | $I_{OL} = 75 \text{ mA}^{\dagger}$ | 5.5 V | | | | | 1.65 | |
| loz | $V_O = V_{CC}$ or GND | 5.5 V | | | ± 0.5 | | ± 5 | μΑ |
| lį | $V_I = V_{CC}$ or GND | 5.5 V | | | ± 0.1 | | ± 1 | μΑ |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 8 | | 80 | μΑ |
| Δl _{CC} ‡ | One input at 3.4 V, Other inputs at GND or V _{CC} | 5.5 V | | | 0.9 | | 1 | mA |
| C _i | $V_I = V_{CC}$ or GND | 5 V | | 4.5 | | | | pF |
| Co | $V_O = V_{CC}$ or GND | 5 V | | 13.5 | | | | pF |

T Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | | T _A = 25°C | | MIN | MAX | UNIT |
|-----------------|----------------------------------|-----------|-----------------------|-----|--------|-----|------|
| | | | MIN MAX | | IVIIIV | WAA | UNIT |
| t _W | Pulse duration | CLR low | 5 | | 5 | | ns |
| | | C high | 5 | | 5 | | |
| ſ | Setup time before C \downarrow | Data high | 6 | | 6 | | no |
| t _{su} | | Data low | 3 | 3 3 | 3 | | ns |
| th | Hold time after C ↓ | Data high | 0 | | 0 | | ne |
| | Floid tillie after 0 4 | Data low | 0 | | 0 | | ns |



[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to VCC.

74ACT11873 **DUAL 4-BIT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCAS096 - FEBRUARY 1990 - REVISED APRIL 1993


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | T _A = 25°C | | | MIN I | MAX | UNIT |
|------------------|-----------|----------|-----------------------|-----|------|--------|------|------|
| FARAMETER | (INPUT) | (OUTPUT) | MIN | TYP | MAX | IVIIIV | WAX | UNIT |
| ^t PLH | D | Q | 4.4 | 7.2 | 8.8 | 4.4 | 10 | ns |
| ^t PHL | ט | y | 3 | 6.6 | 9.1 | 3 | 10.2 | 10 |
| t _{PLH} | С | Q | 4.7 | 8.1 | 10 | 4.7 | 11.3 | 20 |
| ^t PHL | | y | 5.2 | 8.9 | 10.9 | 5.2 | 12.3 | ns |
| ^t PHL | CLR | Q | 2.9 | 6.5 | 9 | 2.9 | 10 | ns |
| ^t PZH | <u>oc</u> | Q | 1.9 | 4.9 | 7.1 | 1.9 | 8 | 200 |
| t _{PZL} | OC | y | 2.7 | 6.4 | 9.1 | 2.7 | 10.3 | ns |
| ^t PHZ | ōc | Q | 5.7 | 8 | 9.5 | 5.7 | 10.2 | ns |
| tPLZ | | y | 5.2 | 7.8 | 9.1 | 5.2 | 9.8 | 110 |

operating characteristics, V_{CC} = 5 V, T_A = 25°C

| PARAMETER | | | TEST CONDITIONS | TYP | UNIT |
|-----------|---|------------------|--|-----|------|
| <u> </u> | Dower dissination conscitones nor latch | Outputs enabled | C. 50 pF f 4 MHz | 40 | ٠, |
| Cpd | Power dissipation capacitance per latch | Outputs disabled | $C_L = 50 \text{ pF}, f = 1 \text{ MHz}$ | 7 | pF |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated