DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCAS212 – D3447, MARCH 1990 – REVISED APRIL 1993

- **Inputs Are TTL-Voltage Compatible**
- **3-State Buffer-Type Outputs Drive Bus Lines Directly**
- **Bus-Structured Pinout**
- **Asynchronous Clear**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise**
- ***EPIC*™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**

DW PACKAGE
(TOP VIEW)

1CLK	1		28	1$\overline{OE}$
1Q1	2		27	1$\overline{CLR}$
1Q2	3		26	1D1
1Q3	4		25	1D2
1Q4	5		24	1D3
GND	6		23	1D4
GND	7		22	V_{CC}
GND	8		21	V_{CC}
GND	9		20	2D1
2Q1	10		19	2D2
2Q2	11		18	2D3
2Q3	12		17	2D4
2Q4	13		16	2$\overline{CLR}$
2CLK	14		15	2$\overline{OE}$

description

The 74ACT11874 contains dual 4-bit registers featuring 3-state outputs designed specifically for bus driving. This makes this device particularly suitable for implementing buffer registers, I/O ports, and working registers.

The D-type edge-triggered flip-flops enter data on the low-to-high transition of the clock. The 74ACT11874 has $\overline{CLR}$ inputs and noninverting outputs. Taking $\overline{CLR}$ low causes the four Q outputs to go low independently of the clock.

The 74ACT11874 is characterized for operation from − 40°C to 85°C.

FUNCTION TABLE
(each flip-flop)

INPUTS				OUTPUT
$\overline{OE}$	$\overline{CLR}$	CLK	D	Q
L	L	X	X	L
L	H	↑	H	H
L	H	↑	L	L
L	H	L	X	Q_0
H	X	X	X	Z

Copyright © 1993, Texas Instruments Incorporated

TEXAS INSTRUMENTS

74ACT11874
DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCAS212 – D3447, MARCH 1990 – REVISED APRIL 1993

logic symbol†

logic diagram (each 4-bits) (positive logic)

† This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	−0.5 V to 7 V
Input voltage range, V_I (see Note 1)	−0.5 V to V_{CC} + 0.5 V
Output voltage range, V_O (see Note 1)	−0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} (V_I < 0 or V_I > V_{CC})	±20 mA
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{CC})	±50 mA
Continuous output current, I_O (V_O = 0 to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±200 mA
Storage temperature range	− 55°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	5.5	V
V_{IH}	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current		−24	mA
I_{OL}	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	−40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25°C$ MIN	TYP	MAX	MIN	MAX	UNIT
V_{OH}	$I_{OH} = -50\ \mu A$	3 V	2.9			2.9		V
		4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
	$I_{OH} = -4\ mA$	3 V	2.58			2.48		
	$I_{OH} = -24\ mA$	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	$I_{OH} = -75\ mA^{†}$	5.5 V				3.85		
V_{OL}	$I_{OL} = 50\ \mu A$	3 V			0.1		0.1	V
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
	$I_{OL} = 12\ mA$	3 V			0.36		0.44	
	$I_{OL} = 24\ mA$	4.5 V			0.36		0.44	
		5.5 V			0.36		0.44	
	$I_{OL} = 75\ mA^{†}$	5.5 V					1.65	
I_{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μA
I_I	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μA
C_i	$V_I = V_{CC}$ or GND	5 V		4				pF
C_o	$V_O = V_{CC}$ or GND	5 V		10				pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

TEXAS
INSTRUMENTS

timing requirements over recommended operating free-air temperature range,
V_{CC} = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T_A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
f_{clock}	Clock frequency		0		125	0	125	MHz
t_w	Pulse duration	$\overline{CLR}$ low		2		4		ns
		CLK high or low		2		4		
t_{su}	Setup time before CLK↑	Data		1		5		ns
		$\overline{CLR}$ low		2		2		
t_h	Hold time after CLK↑	Data		2		1		ns

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T_A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
f_{max}			125			125		MHz
t_{PLH}	CLK	Any Q		7.5		3.7	9.4	ns
t_{PHL}				8.1		4.1	10.6	
t_{PHL}	$\overline{CLR}$	Any Q		8.8		3.5	11.8	ns
t_{PZH}	$\overline{OE}$	Any Q		6.4		1.6	7.4	ns
t_{PZL}				8.6		2.4	9.5	
t_{PHZ}	$\overline{OE}$	Any Q		6.9		5.4	9.4	ns
t_{PLZ}				6.8		4.9	9.1	

**operating characteristics, V_{CC} = 5 V, T_A = 25°C**

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance	Outputs enabled	C_L = 50 pF, f = 1 MHz	76	pF
	Outputs disabled		64	

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

LOAD CIRCUIT

VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.
     B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r = 3 ns, t_f = 3 ns.
     C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
        Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2–5

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.