April 2007

SEMICONDUCTOR®

74ACT158 Quad 2-Input Multiplexer

Features

- I_{CC} reduced by 50%
- Outputs source/sink 24mA
- TTL-compatible inputs

General Description


The ACT158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The ACT158 can also be used as a function generator.

Ordering Information

Order Number	Package Number	Package Description
74ACT158SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT158SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT158MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.

Connection Diagram




Pin Description

Pin Names	Description
I _{0a} –I _{0d}	Source 0 Data Inputs
I _{1a} –I _{1d}	Source 1 Data Inputs
Ē	Enable Input
S	Select Input
$\overline{Z}_a - \overline{Z}_d$	Inverted Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Logic Symbols



Functional Description

The ACT158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (\overline{E}) is active-LOW. When \overline{E} is HIGH, all of the outputs (\overline{Z}) are forced HIGH regardless of all other inputs. The ACT158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the ACT158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The ACT158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.


Truth Table

	In	Outputs		
Ē	S	I ₀	I ₁	Z
Н	Х	Х	Х	Н
L	L	L	Х	Н
L	L	Н	Х	L
L	Н	Х	L	Н
L	Н	Х	Н	L

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
I _{IK}	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	–0.5V to V _{CC} + 0.5V
I _{ОК}	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V _{CC} + 0.5V
Ι _Ο	DC Output Source or Sink Current	±50mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current per Output Pin	±50mA
T _{STG}	Storage Temperature	–65°C to +150°C
Τ _J	Junction Temperature	140°C

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	4.5V to 5.5V
VI	Input Voltage	0V to V _{CC}
Vo	Output Voltage	0V to V _{CC}
T _A	Operating Temperature	-40°C to +85°C
$\Delta V / \Delta t$	Minimum Input Edge Rate,	125mV/ns
	V_{IN} from 0.8V to 2.0V, V_{CC} @ 4.5V, 5.5V	

		v _{cc}		$T_A = -$	⊦25°C	T _A = -40°C to +85°C		
Symbol	Parameter	(V)	Conditions	Тур.	G	uaranteed Limits	Units	
V _{IH}	Minimum HIGH Level	4.5	$V_{OUT} = 0.1V$	1.5	2.0	2.0	V	
	Input Voltage	5.5	or V _{CC} – 0.1V	1.5	2.0	2.0		
V _{IL}	Maximum LOW Level	4.5	$V_{OUT} = 0.1V$	1.5	0.8	0.8	V	
	Input Voltage	5.5	or V _{CC} – 0.1V	1.5	0.8	0.8		
V _{OH}	Minimum HIGH Level	4.5	$I_{OUT} = -50 \mu A$	4.49	4.4	4.4	V	
	Output Voltage	5.5		5.49	5.4	5.4		
			$V_{IN} = V_{IL} \text{ or } V_{IH}$:					
		4.5	$I_{OH} = -24mA$		3.86	3.76		
	5.5	$I_{OH} = -24 m A^{(1)}$		4.86	4.76			
V _{OL}	Maximum LOW Level	4.5	I _{OUT} = 50μA	0.001	0.1	0.1	V	
	Output Voltage	5.5	-	0.001	0.1	0.1		
			$V_{IN} = V_{IL} \text{ or } V_{IH}$:					
		4.5	$I_{OL} = 24mA$		0.36	0.44		
		5.5	$I_{OL} = 24 m A^{(1)}$		0.36	0.44		
I _{IN}	Maximum Input Leakage Current	5.5	$V_I = V_{CC}, GND$		±0.1	±1.0	μA	
I _{CCT}	Maximum I _{CC} /Input	5.5	$V_{\rm I} = V_{\rm CC} - 2.1V$	0.6		1.5	mA	
I _{OLD}	Minimum Dynamic	5.5	V _{OLD} = 1.65V Max.			75	mA	
I _{OHD}	Output Current ⁽²⁾	5.5	V _{OHD} = 3.85V Min.			-75	mA	
I _{CC}	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA	

Notes:

1. All outputs loaded; thresholds on input associated with output under test.

2. Maximum test duration 2.0ms, one output loaded at a time.

1 ٠

			T _A = +25°C, C _L = 50 pF		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C,$ $C_{L} = 50 \text{ pF}$			
Symbol	Parameter	V _{CC} (V) ⁽³⁾	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH}	Propagation Delay, S to \overline{Z}_n	5.0	2.5	6.0	9.5	2.0	11.0	ns
t _{PHL}	Propagation Delay, S to \overline{Z}_n	5.0	1.5	5.5	9.0	1.5	10.0	ns
t _{PLH}	Propagation Delay, \overline{E} to \overline{Z}_n	5.0	1.5	5.5	9.5	1.5	10.5	ns
t _{PHL}	Propagation Delay, \overline{E} to \overline{Z}_n	5.0	1.5	5.5	9.5	1.5	10.5	ns
t _{PLH}	Propagation Delay, I_n to \overline{Z}_n	5.0	1.5	4.5	8.0	1.0	8.5	ns
t _{PHL}	Propagation Delay, I_n to \overline{Z}_n	5.0	1.5	4.0	6.5	1.0	7.5	ns


AC Electrical Characteristics

Note:


3. Voltage Range 5.0 is $5.0V \pm 0.5V$


Capacitance

Symbol	Parameter	Conditions	Тур.	Units
CIN	Input Capacitance	V _{CC} = OPEN	4.5	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 5.0 V$	45.0	pF



74ACT158 Quad 2-Input Multiplexer





FAIRCHILD SEMICONDUCTOR

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx®	HiSeC™	Programmable Active Droop™	TinyLogic [®]
Across the board. Around the world.™	<i>i-Lo</i> ™	QFET®	TINYOPTO™
ActiveArray™	ImpliedDisconnect [™]	QS™	TinyPower™
Bottomless™	IntelliMAX™	QT Optoelectronics [™]	TinyWire™
Build it Now™	ISOPLANAR™	Quiet Series™	TruTranslation™
CoolFET™	MICROCOUPLER™	RapidConfigure™	µSerDes™
CROSSVOLT™	MicroPak™	RapidConnect™	UHC®
CTL™	MICROWIRE™	ScalarPump™	UniFET™
Current Transfer Logic™	MSX™	SMART START™	VCX™
DOME™	MSXPro™	SPM [®]	Wire™
E ² CMOS™	OCX™	STEALTH™	
EcoSPARK [®]	OCXPro™	SuperFET™	
EnSigna™	OPTOLOGIC [®]	SuperSOT™-3	
FACT Quiet Series™	OPTOPLANAR [®]	SuperSOT™-6	
FACT®	PACMAN™	SuperSOT™-8	
FAST®	POP™	SyncFET™	
FASTr™	Power220 [®]	TCM™	
FPS™	Power247 [®]	The Power Franchise [®]	
FRFET [®]	PowerEdge™	U [™]	
GlobalOptoisolator™	PowerSaver™	TinyBoost™	
GTO™	PowerTrench [®]	TinyBuck™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

PRODUCT STATUS DEFINITIONS

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

Definition of Terms

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.