16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs **General Description Features** The ACT16240 contains sixteen inverting buffers with ■ Separate control logic for each byte 3-STATE outputs designed to be employed as a memory ■ 16-bit version of the ACT240 and address driver, clock driver, or bus-oriented transmit-Outputs source/sink 24 mA ter/receiver. The device is nibble controlled. Each nibble TTL-compatible inputs has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. **Ordering Code:** "X" to the ordering code **Connection Diagram** Logic Symbol Т \overline{OE}_1 OE₂ 48 1₂ 13 4 I5 ¹6 5 l₈ 9 10 11 12 13 14 15 ō 47 2 0 0E OE. ō, 3 46 l, OE, GND 4 45 GND 01 02 03 04 05 06 07 08 09 010 011 012 013 014 015 00 ō2 5 44 2 9 ō3 6 43 13 V_{CC} 7 42 V_{CC} ō, 8 4 4 $\overline{0}_5$ 9 40 5 GND 10 39 GND **Pin Descriptions** $\bar{0}_6$ **---1**11 38 6 0₇ 12 37 Pin Names 7 Description 13 08 36 8 0E_n Output Enable Inputs (Active LOW) ō, 14 35 ' |₉ I₀–I₁₅ 15 Inputs GND 34 GND ō₁₀ — 16 33 $\overline{O}_{0}-\overline{O}_{15}$ 10 Outputs ō₁₁-17 32 11 18 V_{CC} 3 V_{CC} 19 0₁₂ 30 12 ō₁₃. 20 29 13 GND -21 28 - GND 0₁₄ 22 27 - 14 23 26 - 1₁₅ 0₁₅ 0E4 24 25 - 0E3 FACT™ is a trademark of Fairchild Semiconductor Corporation.

Order Number	Package Number	Package Description					
74ACT16240SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide					
74ACT16240MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide							
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.							

© 2005 Fairchild Semiconductor Corporation DS500293 www.fairchildsemi.com

FAIRCHILD

74ACT16240

SEMICONDUCTOR

August 1999 Revised May 2005

74ACT16240

Truth Tables

In	puts	Outputs
OE ₁	I ₀ –I ₃	$\overline{O}_0 - \overline{O}_3$
L	L	Н
L	Н	L
Н	Х	Z

In	Outputs	
OE ₃	I ₈ –I ₁₁	0 ₈ –0 ₁₁
L	L	н
L	н	L
н	х	Z

In	outs	Outputs
0E2	I ₄ —I ₇	$\overline{O}_4 - \overline{O}_7$
L	L	н
L	н	L
н	х	Z

In	Outputs	
OE ₄	I ₁₂ –I ₁₅	\overline{O}_{12} - \overline{O}_{15}
L	L	н
L	н	L
н	х	Z


H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial Z = High Impedance

Functional Description

The ACT16240 contains sixteen inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independently of the other. The control pins may be shorted together to obtain full 16-bit operation. The <u>3-STATE</u> outputs are controlled by an Output Enable (\overline{OE}_n) input for each nibble. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_I = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V _{CC} + 0.5V
DC Output Source/Sink Current (I _O)	± 50 mA
DC V _{CC} or Ground Current	
per Output Pin	± 50 mA
Junction Temperature	+140°C
Storage Temperature	-65°C to +150°C

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	-40°C to +85°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics

Parameter linimum HIGH uput Voltage laximum LOW uput Voltage	(V) 4.5 5.5 4.5	Typ 1.5 1.5 1.5	Gua 2.0 2.0	2.0	Units	Conditions
put Voltage Iaximum LOW Iput Voltage	5.5 4.5	1.5	-	2.0		$V_{a} = -0.1V$
laximum LOW put Voltage	4.5	-	2.0			VOUI - 0.1V
put Voltage	_	1.5	-	2.0	v	or V _{CC} – 0.1V
		1.5	0.8	0.8	v	V _{OUT} = 0.1V
	5.5	1.5	0.8	0.8	v	or V _{CC} – 0.1V
linimum HIGH	4.5	4.49	4.4	4.4	v	I _{OUT} = -50 μA
utput Voltage	5.5	5.49	5.4	5.4	v	iout = -30 μA
						$V_{IN} = V_{IL} \text{ or } V_{IH}$
	4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
	5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)
laximum LOW	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
utput Voltage	5.5	0.001	0.1	0.1	v	100T - 30 μA
						$V_{IN} = V_{IL} \text{ or } V_{IH}$
	4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
	5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
laximum 3-STATE	55		+0.5	+5.0	μА	$V_{I} = V_{IL}, V_{IH}$
eakage Current	0.0		±0.0	20.0	μ	$V_{O} = V_{CC}, GND$
laximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	V _I = V _{CC} , GND
laximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
lax Quiescent Supply Current	5.5		8.0	80.0	μA	V _{IN} = V _{CC} or GND
linimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
utput Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
	aximum LOW utput Voltage aximum 3-STATE eakage Current aximum Input Leakage Current aximum Input Leakage Current aximum Incy/Input ax Quiescent Supply Current inimum Dynamic utput Current (Note 3)	utput Voltage 5.5 4.5 5.5 aximum LOW 4.5 utput Voltage 5.5 4.5 5.5 aximum 3-STATE 5.5 aximum 10put Leakage Current 5.5 aximum Input Leakage Current 5.5 aximum Inco/Input 5.5 ax Quiescent Supply Current 5.5 inimum Dynamic 5.5 utput Current (Note 3) 5.5	3.5 5.49 4.5 5.5 aximum LOW 4.5 utput Voltage 5.5 4.5 5.5 aximum LOW 4.5 4.5 0.001 4.5 5.5 aximum Voltage 4.5 4.5 5.5 aximum 3-STATE 5.5 aximum Input Leakage Current 5.5 aximum Input Leakage Current 5.5 ax Quiescent Supply Current 5.5 inimum Dynamic 5.5	5.5 5.49 5.4 4.5 5.5 3.86 aximum LOW 4.5 0.001 0.1 utput Voltage 5.5 0.001 0.1 4.5 0.001 0.1 0.1 4.5 0.001 0.1 0.1 4.5 0.001 0.1 0.1 4.5 0.36 5.5 0.36 aximum 3-STATE 5.5 0.36 3.4 aximum Input Leakage Current 5.5 ±0.5 4.0.5 aximum Input Leakage Current 5.5 0.6 4.0.1 ax Quiescent Supply Current 5.5 8.0 4.0.1 inimum Dynamic 5.5 5.5 8.0 utput Current (Note 3) 5.5 4.0 4.0	Interface 5.5 5.49 5.4 5.4 4.5 5.5 5.49 5.4 5.4 4.5 3.86 3.76 5.5 4.86 4.76 aximum LOW 4.5 0.001 0.1 0.1 utput Voltage 5.5 0.001 0.1 0.1 4.5 0.001 0.1 0.1 0.1 4.5 0.36 0.44 0.36 0.44 aximum 3-STATE 5.5 0.36 0.44 aximum Input Leakage Current 5.5 ± 0.5 ± 5.0 aximum Input Leakage Current 5.5 0.6 1.5 ax Quiescent Supply Current 5.5 8.0 80.0 inimum Dynamic 5.5 75 75 utput Current (Note 3) 5.5 75 75	International dependence International dependence International dependence V 4.5 5.5 5.49 5.4 5.4 V 4.5 3.86 3.76 V aximum LOW 4.5 0.001 0.1 0.1 V aximum LOW 4.5 0.001 0.1 0.1 V aximum Voltage 5.5 0.001 0.1 0.1 V 4.5 0.001 0.1 0.1 V 4.5 0.36 0.44 V aximum 3-STATE 5.5 ±0.5 ±5.0 μ A aximum Input Leakage Current 5.5 0.6 1.5 mA aximum Input Leakage Current 5.5 0.6 1.5 mA ax Quiescent Supply Current 5.5 8.0 80.0 μ A inimum Dynamic 5.5 5.5 75 mA utput Current (Note 3) 5.5 75 mA

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

www.fairchildsemi.com

74ACT16240

AC Electrical Characteristics

		V _{CC}	T _A = +25°C C _L = 50 pF			T _A = -40°	Units	
Symbol	Parameter	(V)				C _L = 50 pF		
		(Note 4)	Min	Тур	Max	Min	Max	
^t PLH	Propagation Delay	5.0	2.7	4.8	7.3	2.7	7.8	
t _{PHL}	Data to Output	5.0	3.0	5.1	7.3	3.0	7.8	ns
PZH	Output Enable Time	5.0	2.5	4.5	7.4	2.5	7.9	ns
PZL		5.0	2.7	4.7	7.5	2.7	8.0	115
PHZ	Output Disable Time	5.0	2.3	5.0	7.9	2.3	8.2	ns
PLZ		5.0	2.0	4.6	7.4	2.0	7.9	115

Note 4: Voltage Range 5.0 is 5.0V \pm 0.5V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$

www.fairchildsemi.com

