


74ACQ241 • 54ACTQ/74ACTQ241 Quiet Series Octal Buffer/Line Driver with TRI-STATE® Outputs


General Description


The 'ACQ/'ACTQ241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density. The ACQ/ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- TRI-STATE[®] outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'AC/'ACT241
- 4 kV minimum ESD immunity ('ACTQ)
- Standard Military Drawing (SMD)
- 'ACTQ241: 5962-92185







Truth Tables

Pin Names	Description	Inpu	ıts	Outputs
$\overline{\text{OE}}_1, \text{OE}_2$	TRI-STATE Output Enable Inputs	OE ₁	In	(Pins 12, 14, 16, 18)
I ₀ -I ₇	Inputs	L	L	L
O ₀ -O ₇	Outputs	J L	н	Н
		н	X	Z
				1
		Inj	outs	Outputs
		OE ₂	۱ _n	(Pins 3, 5, 7, 9)
		н	L	L
		н	н	н
		н	X	Z
	rademark of National Semiconductor Corporation. ^M , and GTO™ are trademarks of National Semiconductor	H = HIGH Voltage L = LOW Voltage X = Immaterial Z = High Impedar	Level	

©1995 National Semiconductor Corporation TL/F/10642

RRD-B30M75/Printed in U. S. A.

74ACQ241 • 54ACTQ/74ACTQ241 Quiet Series Octal Buffer/Line Driver with TRI-STATE Outputs

March 1993

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Input Diode Current (I _{IK}) $V_I = -0.5V$ $V_I = V_{CC} + 0.5V$	−20 mA +20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
$\begin{array}{l} \text{DC Output Diode Current (I_{OK})} \\ \text{V}_{O} = -0.5\text{V} \\ \text{V}_{O} = \text{V}_{CC} + 0.5\text{V} \end{array}$	-20 mA +20 mA
DC Output Voltage (V _O)	$-0.5 V$ to $V_{\mbox{CC}}$ $+$ 0.5 V
DC Output Source or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current per Output Pin (I _{CC} or I _{GND})	±50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
DC Latch-Up Source or Sink Current	±300 mA
Junction Temperature (T _J) CDIP PDIP	175℃ 140℃

Recommended Operating Conditions

Supply Voltage (V _{CC}) 'ACQ 'ACTQ	2.0V to 6.0V 4.5V to 5.5V						
Input Voltage (V _I)	4.5V to 5.5V						
input voltage (v)	00 10 000						
Output Voltage (V _O)	0V to V _{CC}						
Operating Temperature (T _A) 74ACQ/ACTQ 54ACTQ	-40°C to +85°C -55°C to +125°C						
$\begin{array}{l} \mbox{Minimum Input Edge Rate } \Delta V/\Delta t \\ \mbox{'ACQ Devices} \\ \mbox{V_{IN} from 30\% to 70\% of V_{CC}} \\ \mbox{V_{CC} @ 3.0V, 4.5V, 5.5V} \end{array}$	125 mV/ns						
Minimum Input Edge Rate $\Delta V/\Delta t$ 'ACTQ Devices V _{IN} from 0.8V to 2.0V							
V _{CC} @ 4.5V, 5.5V	125 mV/ns						
Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40° C to $+125^\circ$ C.							

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recom-mend operation of FACT circuits outside databook specifications.

DC Electrical Characteristics for 'ACQ Family Devices

			74A	CQ	74ACQ			
Symbol	Parameter	V _{CC} (V)			T _A = −40°C to +85°C	Units	Conditions	
			Тур	Gua	aranteed Limits	1		
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	v	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or}~V_{CC}-0.1V \end{array}$	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	v	l _{OUT} = -50 μA	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{II} - 12 \text{ m}.$ $I_{OH} - 24 \text{ m}.$ -24 m.	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	v	l _{OUT} = 50 μA	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{II} 12 m I _{OL} 24 m 24 m	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND (Note 1)	

			74	ACQ	74ACQ			
Symbol	Parameter	V _{CC} (V)	$T_A = +25^{\circ}C$		T _A = −40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
I _{OLD}	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Ma	
I _{OHD}	Output Current	5.5			-75	mA	V _{OHD} = 3.85V Mi	
ICC	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)	
I _{OZ}	Maximum TRI-STATE Leakage Current	5.5		±0.25	±2.5	μΑ		
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5		v	<i>Figures 2-12, 13</i> (Notes 2, 3)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		v	<i>Figures 2-12, 13</i> (Notes 2, 3)	
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	3.1	3.5		v	(Notes 2, 4)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.9	1.5		v	(Notes 2, 4)	

 $\dagger \mbox{Maximum}$ test duration 2.0 ms, one output loaded at a time.

Note 1: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V $V_{\text{CC}}.$

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 4: Max number of Data Inputs (n) switching. n – 1 Inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

DC Electrical Characteristics for 'ACTQ Family Devices

			74A	CTQ	54ACTQ	74ACTQ			
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = −55°C to +125°C	T _A = −40°C to +85°C	Units	Conditions	
			Тур		Guaranteed L	imits			
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \ \mu A$	
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} - 24 \text{ mA}$ -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	$I_{OUT} = 50 \ \mu A$	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} \qquad 24 \text{ mA}$ 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μΑ	$V_{I} = V_{CC}$, GND	

			74A	сто	54ACTQ	74ACTQ			
Symbol	Parameter	V _{CC} (V)	$T_A = +25^{\circ}C$		T _A = −55°C to +125°C	T _A = −40°C to +85°C	Units	Conditions	
			Тур		Guaranteed Li	imits]		
I _{OZ}	Maximum TRI-STATE Leakage Current	5.5		±0.25	\pm 5.0	±2.5	μΑ	$\label{eq:VI} \begin{split} V_{I} &= V_{IL}, V_{IH} \\ V_{O} &= V_{CC}, \text{GND} \end{split}$	
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_{\rm I} = V_{\rm CC} - 2.1 V$	
I _{OLD}	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current	5.5			-50	-75	mA	$V_{OHD} = 3.85V$ Min	
ICC	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5			v	<i>Figures 2-12, 13</i> (Notes 2, 3)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2			v	<i>Figures 2-12, 13</i> (Notes 2, 3)	
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2			v	(Notes 2, 4)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			v	(Notes 2, 4)	

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data Inputs are driven 0V to 3V. One output @ GND.

Note 4: Max number of Data Inputs (n) switching. n-1 Inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} * (V)		74ACQ T _A = +25°C C _L = 50 pF		744 T _A = to + C _I =	Units	
			Min	Тур	Мах	Min	Max	-
t _{PHL} , t _{PLH}	Propagation Delay Data to Output	3.3 5.0	2.0 1.5	6.5 4.5	9.0 6.0	2.0 1.5	9.5 6.5	ns
t _{PZL} , t _{PZH}	Output Enable Time	3.3 5.0	2.5 1.5	8.0 5.5	13.0 8.5	2.5 1.5	13.5 9.0	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	3.3 5.0	1.0 1.0	8.5 5.5	14.5 9.5	1.0 1.0	15.0 10.0	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew **Data to Output	3.3 5.0		1.0 0.5	1.5 1.0		1.5 1.0	ns

*Voltage Range 5.0 is 5.0V ± 0.5 V. Voltage Range 3.3 is 3.3V ± 0.3 V.

*Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

			74ACTQ			54ACTQ		$\begin{tabular}{c} 74ACTQ \\ $T_A = -40^\circ C$ \\ $to + 85^\circ C$ \\ $C_L = 50 \ pF$ \end{tabular}$		
Symbol	Parameter	V _{CC} * (V)			125°C	Units				
			Min	Тур	Max	Min	Max	Min	Мах	1
t _{PHL} , t _{PLH}	Propagation Delay Data to Output	5.0	1.5	5.0	6.5	1.5	8.0	1.5	7.0	ns
t _{PZL} , t _{PZH}	Output Enable Time	5.0	1.5	6.5	9.0	1.5	10.5	1.5	9.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	5.0	1.0	7.0	10.0	1.5	9.5	1.0	10.5	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew **Data to Output	5.0		0.5	1.0				1.0	ns

*Voltage Range 5.0 is 5.0V ± 0.5 V.

**Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C _{PD}	Power Dissipation Capacitance	70	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

- Procedure:
- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 Ω .
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V_{CC} to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 1. Quiet Output Noise Voltage Waveforms

Note A. V_{OHV} and V_{OLP} are measured with respect to ground reference. Note B. Input pulses have the following characteristics: f=1 MHz, $t_f=3$ ns, $t_f=3$ ns, skew <150 ps.


6. Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.


 V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


VILD and VIHD:


- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.